Methods, systems, articles of manufacture and apparatus to select code data structure types

US2019317844A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2019317844-A1
Application numberUS-201916453816-A
CountryUS
Kind codeA1
Filing dateJun 26, 2019
Priority dateJun 26, 2019
Publication dateOct 17, 2019
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods, apparatus, systems and articles of manufacture are disclosed to select code data structure types. An example disclosed apparatus includes an application programming interface (API) engine to generate an abstract data structure (ADS) placeholder in a location of a code sample corresponding to a memory operation, and a data structure selector to select a first candidate data structure having a first candidate data structure type, the first candidate data structure to service the memory operation of the ADS placeholder. The example apparatus also includes a workload engine to select a first candidate workload type to be processed by the selected first candidate data structure, and an execution logger to log first code performance metrics during execution of the code sample during a first iteration corresponding to the first candidate data structure type and the first candidate workload type, and log second code performance metrics during execution of the code sample during a second duration corresponding to a second candidate data structure type and the first candidate workload type. The example apparatus also includes a classification engine to select one of the first candidate data structure type or the second candidate data structure type based on a relative ranking of the first and second code performance metrics.

First claim

Opening claim text (preview).

What is claimed is: 1 . An apparatus to select a data structure type, the apparatus comprising: an application programming interface (API) engine to generate an abstract data structure (ADS) placeholder in a location of a code sample corresponding to a memory operation; a data structure selector to select a first candidate data structure having a first candidate data structure type, the first candidate data structure to service the memory operation of the ADS placeholder; a workload engine to select a first candidate workload type to be processed by the selected first candidate data structure; an execution logger to: log first code performance metrics during execution of the code sample during a first iteration corresponding to the first candidate data structure type and the first candidate workload type; and log second code performance metrics during execution of the code sample during a second duration corresponding to a second candidate data structure type and the first candidate workload type; and a classification engine to select one of the first candidate data structure type or the second candidate data structure type based on a relative ranking of the first and second code performance metrics. 2 . The apparatus as defined in claim 1 , further including a data sequence generator to: generate a first sequence of operational data corresponding to the first candidate data structure type; and generate a second sequence of operational data corresponding to the second candidate data structure type. 3 . The apparatus as defined in claim 2 , further including a sequence normalizer to generate a fixed length representation of respective ones of the first sequence of operational data and the second sequence of operational data. 4 . The apparatus as defined in claim 3 , wherein the sequence normalizer is to invoke a long short-term memory (LSTM) neural network. 5 . The apparatus as defined in claim 1 , wherein the workload engine is to select a second candidate workload type for respective ones of the first candidate data structure type and the second candidate data structure type. 6 . The apparatus as defined in claim 5 , wherein the workload engine is to select different data quantity volumes for respective ones of the first and second candidate workload types. 7 . The apparatus as defined in claim 1 , further including a code entry detector to identify the memory operation in the code sample. 8 . A non-transitory computer readable storage medium comprising computer readable instructions that, when executed, cause at least one processor to at least: generate an abstract data structure (ADS) placeholder in a location of a code sample corresponding to a memory operation; select a first candidate data structure having a first candidate data structure type, the first candidate data structure to service the memory operations of the ADS placeholder; select a first candidate workload type to be processed by the selected first candidate data structure; log first code performance metrics during execution of the code sample during a first iteration corresponding to the first candidate data structure type and the first candidate workload type; log second code performance metrics during execution of the code sample during a second duration corresponding to a second candidate data structure type and the first candidate workload type; and select one of the first candidate data structure type or the second candidate data structure type based on a relative ranking of the first and second code performance metrics. 9 . The non-transitory computer readable storage medium as defined in claim 8 , wherein the instructions, when executed, cause the at least one processor to: generate a first sequence of operational data corresponding to the first candidate data structure type; and generate a second sequence of operational data corresponding to the second candidate data structure type. 10 . The non-transitory computer readable storage medium as defined in claim 9 , wherein the instructions, when executed, cause the at least one processor to generate a fixed length representation of respective ones of the first sequence of operational data and the second sequence of operational data. 11 . The non-transitory computer readable storage medium as defined in claim 10 , wherein the instructions, when executed, cause the at least one processor to invoke a long short-term memory (LSTM) neural network. 12 . The non-transitory computer readable storage medium as defined in claim 8 , wherein the instructions, when executed, cause the at least one processor to select a second candidate workload type for respective ones of the first candidate data structure type and the second candidate data structure type. 13 . The non-transitory computer readable storage medium as defined in claim 12 , wherein the instructions, when executed, cause the at least one processor to select different data quantity volumes for respective ones of the first and second candidate workload types. 14 . The non-transitory computer readable storage medium as defined in claim 8 , wherein the instructions, when executed, cause the at least one processor to identify the memory operation in the code sample. 15 . A computer-implemented method to select a data structure type, the method comprising: generating, by executing an instruction with at least one processor, an abstract data structure (ADS) placeholder in a location of a code sample corresponding to a memory operation; selecting, by executing an instruction with the at least one processor, a first candidate data structure having a first candidate data structure type, the first candidate data structure to service the memory operations of the ADS placeholder; selecting, by executing an instruction with the at least one processor, a first candidate workload type to be processed by the selected first candidate data structure; logging, by executing an instruction with the at least one processor, first code performance metrics during execution of the code sample during a first iteration corresponding to the first candidate data structure type and the first candidate workload type; logging, by executing an instruction with the at least one processor, second code performance metrics during execution of the code sample during a second duration corresponding to a second candidate data structure type and the first candidate workload type; and selecting, by executing an instruction with the at least one processor, one of the first candidate data structure type or the second candidate data structure type based on a relative ranking of the first and second code performance metrics. 16 . The method as defined in claim 15 , further including: generating a first sequence of operational data corresponding to the first candidate data structure type; and generating a second sequence of operational data corresponding to the second candidate data structure type. 17 . The method as defined in claim 16 , further including generating a fixed length representation of respective ones of the first sequence of operational data and the second sequence of operational data. 18 . The method as defined in claim 17 , further including invoking a long short-term memory (LSTM) neural network. 19 . The method as defined in claim 15 , further including selecting a second candidate workload type for respective ones of the first candidate data structure type and the second candidate data structure type. 20 .

Assignees

Inventors

Classifications

  • Learning methods · CPC title

  • Creation or generation of source code · CPC title

  • Recurrent networks, e.g. Hopfield networks · CPC title

  • Combinations of networks · CPC title

  • G06F9/544Primary

    Buffers; Shared memory; Pipes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2019317844A1 cover?
Methods, apparatus, systems and articles of manufacture are disclosed to select code data structure types. An example disclosed apparatus includes an application programming interface (API) engine to generate an abstract data structure (ADS) placeholder in a location of a code sample corresponding to a memory operation, and a data structure selector to select a first candidate data structure ha…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F9/544. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Oct 17 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).