Automated inspection system
US-2024420305-A1 · Dec 19, 2024 · US
US2019196014A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2019196014-A1 |
| Application number | US-201816308401-A |
| Country | US |
| Kind code | A1 |
| Filing date | Feb 12, 2017 |
| Priority date | Mar 1, 2017 |
| Publication date | Jun 27, 2019 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention had disclosed an embedded processor based 3D acoustic imaging real-time signal processing device of modularized design; the system comprises an embedded GPU signal processing subsystem, a signal interaction subsystem and a signal acquisition subsystem. The system takes Tegra K1 embedded GPU processor as the core; Tegra K1 embedded GPU processor is provided with features of OpenGL4.4, OpenGL ES 3.1 and CUDA, which has high parallel image processing capability and abundant high-speed data interconnection interface; it is especially applicable to high-speed data transmission and effective calculation of image algorithm for 3D acoustic imaging real-time signal processing device. Meanwhile, it can realize high-speed data interaction between signal processing subsystem and numerous signal acquisition subsystems; the whole system has powerful data interaction capability and real-time parallel processing capability.
Opening claim text (preview).
1 . An embedded processor based 3D real-time acoustic imaging signal processing device, characterized in that it comprises numerous signal acquisition subsystems, signal interaction subsystems and embedded GPU signal processing subsystems; wherein the signal acquisition system collects and receives signal data from any channel in the acoustic array according to command from embedded GPU signal processing subsystem, and proceed with preliminary processing of signal data before sending the data as preliminarily processed to the embedded GPU signal processing subsystem via the signal interaction subsystem; the embedded GPU signal processing subsystem processes preliminarily processed data as received to obtain image data. 2 . The embedded processor based 3D real-time acoustic imaging signal processing device according to claim 1 , characterized in that the signal acquisition subsystem comprises: a command interface, used to receive command from embedded GPU signal processing subsystem, and send it to FPGA chip; a FPGA chip, used to control opening or closure of any channel in the transducer array by the programmable switch according to the command received, receive preprocessing data among processed signal data from some channels in the transducer array, control programmable amplification chip according to preprocessing data to realize real-time gain control, and send preprocessing data to LVDS interface; a programmable switch, used to control opening or closure of any channel in the transducer array to realize sparsification of 3D acoustic imaging transducer array; an amplifying filter chip, used to receive and collect analog signals for amplification and filtering; a programmable amplifying chip, used for real-time gain and amplification of analog signal data as received according to control signals from FPGA chip; an AD chip, used to convert analog signals as processed into digital signal data to obtain preprocessing data, and send it to FPGA chip; and an LVDS, used to send preprocessing data in FPGA chip to signal interaction subsystem. 3 . The embedded processor based 3D real-time acoustic imaging signal processing device according to claim 1 , characterized in that the signal interaction subsystem comprises: a command interface, used to receive commands from embedded GPU signal processing subsystem, and send them to FPGA chip; multi LVDS, used to FPGA chip for synchronous receiving of preprocessing data from numerous signal acquisition subsystems; an FPGA chip, used to control multi LVDS interfaces for receiving of preprocessing data as well as synchronous buffering, sorting and packing of preprocessing data according to commands from signal acquisition subsystem; furthermore, it aims to transmit preprocessing data to PCIe bus according to commands from embedded GPU signal processing system; and a PCIe bus, used to send preprocessing data received by FPGA chip to the embedded GPU signal processing system. 4 . The embedded processor based 3D real-time acoustic imaging signal processing device according to claim 1 , characterized in that the embedded GPU signal processing subsystem comprises: a command interface, used to receive commands from embedded GPU signal processing subsystem, and send them to signal interaction subsystem and signal acquisition subsystem; a PCIe bus, used to receive preprocessing data from signal interaction subsystem, and send it to Tegra K1 embedded GPU processor; the PCIe bus can realize the maximum data transmission rate of 20 Gbps to satisfy transmission bandwidth for 3D sonar preprocessing data; a Tegra K1 embedded GPU processor, used to control data received by PCIe bus, and calculate preprocessing data as received to obtain image data, and control remote transmission of image data by Gigabit Ethernet chip, optical fiber transceiver as well as display of image data via DSI display interface; a transmission interface, used to control transmission of sonic wave in certain time sequence; a Gigabit Ethernet chip and Gigabit Ethernet interface, used to realize remote transmission of image data; a Gigabit transceiver chip and port, used to realize remote transmission of image data via the optical fiber; a DSI display interface, used to transmit image data to the display screen for display of 3D data; and a debugging interface, used to receive external command for debugging of embedded GPU signal processing subsystem.
Processor architectures; Processor configuration, e.g. pipelining · CPC title
for mapping or imaging · CPC title
using a three-dimensional transducer configuration · CPC title
Three dimensional imaging systems · CPC title
Stereoscopic displays; Three-dimensional displays; Pseudo-three dimensional displays · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.