DALI Interface Circuit with Bootstrap Function

US2019174591A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2019174591-A1
Application numberUS-201816203140-A
CountryUS
Kind codeA1
Filing dateNov 28, 2018
Priority dateDec 1, 2017
Publication dateJun 6, 2019
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A DALI interface circuit with bootstrap function, the DALI interface circuit is powered by a power supply circuit, and includes a rectification module, a communication transmitting circuit electrically connected to the rectification module, and a signal input terminal electrically connected to the communication transmitting circuit, the communication transmitting circuit has a MOS transistor Q 2 and a bootstrap circuit electrically connected to the MOS transistor Q 2. The invention simplifies the solution, reduces components, reduces the cost, and saves space on the circuit board. The communication logic has become simpler and more stable.

First claim

Opening claim text (preview).

1 . A DALI interface circuit with bootstrap function, the DALI interface circuit is powered by a power supply circuit, and includes a rectification module, a communication transmitting circuit electrically connected to the rectification module, and a signal input terminal electrically connected to the communication transmitting circuit, characterized in that: the communication transmitting circuit comprises a MOS transistor Q 2 and a bootstrap circuit electrically connected to the MOS transistor Q 2 , the bootstrap circuit includes a diode D 4 , a resistor R 7 , the resistor R 10 , the capacitor C 11 , the resistor R 9 , the anode of the diode D 4 is electrically connected to the output end of the power supply circuit, the cathode of the diode D 4 is connected to one end of the resistor R 7 , and the capacitor C 11 is connected in series with the resistor R 9 and then connected in parallel with the resistor R 10 ,one end of the resistor R 10 is connected to the other end of the resistor R 7 , the other end of the resistor R 10 is grounded, the gate of the MOS transistor Q 2 is electrically connected between the resistor R 7 and the resistor R 10 , and the output end of the rectification module is connected to the drain of the MOS transistor Q 2 , the source of the MOS transistor Q 2 is grounded, and the signal input terminal is electrically connected between the capacitor C 11 and the resistor R 9 . 2 . The DALI interface circuit with bootstrap function as claimed in claim 1 , wherein the bootstrap circuit further includes a capacitor C 10 , one end of the capacitor C 10 is electrically connected to the gate of the MOS transistor Q 2 , and the other end of the capacitor C 10 is grounded. 3 . The DALI interface circuit with bootstrap function as claimed in claim 1 , wherein the DALI interface circuit further includes a communication receiving circuit electrically connected to the rectification module and a signal receiving terminal electrically connected to the communication receiving circuit, the communication receiving circuit comprising a diode D 3 , a resistor R 5 , a resistor R 6 , and a MOS transistor Q 1 , a resistor R 2 , a resistor R 3 , wherein an anode of the diode D 3 is connected to an output end of the rectification module, a cathode of the diode D 3 is connected to one end of the resistor R 5 , and the other end of the resistor R 5 is connected to one end of the resistor R 6 and the gate of the MOS transistor Q 1 , the source electrode of the MOS transistor Q 1 is connected to the other end of the resistor R 6 and is grounded, one end of the resistor R 2 is connected to the output end of the power supply circuit, the other end of the resistor R 2 is connected to one end of the resistor R 3 and the drain of the MOS transistor Q 1 , and the other end of the resistor R 3 is connected to the signal receiving terminal. 4 . The DALI interface circuit with bootstrap function as claimed in claim 1 , wherein the DALI interface circuit further includes an MCU processor electrically connected to the communication receiving circuit and the communication transmitting circuit, the MCU processor controls the MOS transistor Q 2 to be turned on or off, and processes the square wave differential signal of the DALI bus, and outputs the processed DALI digital signal. 5 . The DALI interface circuit with bootstrap function as claimed in claim 4 , wherein the power supply circuit is respectively electrically connected to the rectification module and the MCU processor, and the power supply circuit converts an input voltage into an output voltage, which is then used to supply power to the MCU processor. 6 . The DALI interface circuit with bootstrap function as claimed in claim 5 , wherein the MCU processor is an MSP430FR2032 model. 7 . The DALI interface circuit with bootstrap function as claimed in claim 5 , wherein the power supply circuit includes a voltage shaping circuit and a voltage conversion circuit, one end of the voltage shaping circuit is connected to an output end of the rectification module, and the other end of the voltage shaping circuit is connected to one end of the voltage conversion circuit, the other end of the voltage conversion circuit is connected to the MCU processor. 8 . The DALI interface circuit with bootstrap function as claimed in claim 7 , wherein the voltage shaping circuit 11 includes a capacitor D 1 , a varistor FV 1 , a capacitor C 2 , and a capacitor C 3 ,the capacitor C 2 is connected in parallel with the capacitor C 3 , and the power supply terminal of 9-18V and the anode of the diode D 1 and one end of the varistor FV 1 is connected, and the cathode of the diode D 1 is connected to one end of the capacitor C 2 , the voltage conversion circuit includes a power supply chip, a capacitor C 1 , a diode D 2 , an inductor L 1 , a resistor R 1 , a resistor R 4 , a capacitor C 4 , a capacitor C 5 , and a capacitor C 6 , wherein one end of the capacitor C 3 is connected to the 4 pin and the 5 pin of the power supply chip, the other end of the capacitor C 3 is connected to the 2 pin of the power supply chip and grounded, and the 1 pin of the power supply chip is connected to the 6 pin of the power supply chip, the cathode of diode D 2 and the end of inductor L 1 through capacitor C 1 , the anode of the diode D 2 is grounded, the capacitor C 4 , the capacitor C 5 , and the capacitor C 6 are connected in parallel, the other end of the inductor L 1 is connected to one end of the resistor R 1 and the capacitor C 4 and is connected to the supply voltage VDD, and the other end of the resistor R 1 is connected to one end of the resistor R 4 and the 3-pin of the power supply chip, and the capacitor C 4 is connected to the other end of the resistor R 4 and grounded. 9 . The DALI interface circuit with bootstrap function as claimed in claim 5 , wherein the power supply circuit includes a varistor FV 2 , a resistor R 8 , a transistor Q 4 , and a voltage regulator block N 2 , a resistor R 11 , a resistor R 12 , a capacitor C 7 , wherein the power supply terminal of 9.5-22.5V is connected to the collector of transistor Q 4 and one end of resistor R 8 and varistor FV 2 , the other end of resistor R 8 and the base of transistor Q 4 and the cathode of the voltage regulator block N 2 is connected, the emitter of the transistor Q 4 is connected to one end of the resistor R 11 and the capacitor C 7 and connected to VDD, the anode of the voltage regulator block N 2 is connected to one end of the resistor R 12 and the other end of the capacitor C 7 and the varistor FV 2 , and is grounded, the other end of the resistor R 11 is connected to the other end of the resistor R 12 and the reference terminal of the voltage regulator block N 2 . 10 . The DALI interface circuit with bootstrap function as claimed in claim 1 , wherein the DALI interface circuit further includes a signal input circuit, the signal input circuit is connected to the MCU processor, and the signal input circuit comprises a button signal input circuit, an RF signal input circuit, an infrared remote control signal input circuit or one or more type of wired signal input circuit.

Assignees

Inventors

Classifications

  • Arrangements for coupling to transmission lines (duplexing arrangements H04L5/14; line equalisers, line build-out devices H04L25/03878) · CPC title

  • Arrangements specific to the transmitter end · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • H05B47/183Primary

    using digital addressable lighting interface [DALI] communication protocols · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2019174591A1 cover?
A DALI interface circuit with bootstrap function, the DALI interface circuit is powered by a power supply circuit, and includes a rectification module, a communication transmitting circuit electrically connected to the rectification module, and a signal input terminal electrically connected to the communication transmitting circuit, the communication transmitting circuit has a MOS transistor Q …
Who is the assignee on this patent?
Lin Wanjiong, Self Electronics Co Ltd, Self Electronics Usa Corp, and 1 more
What technology area does this patent fall under?
Primary CPC classification H04L25/0264. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jun 06 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).