Method and apparatus for obfuscating an integrated circuit with camouflaged gates and logic encryption
US-2019258766-A1 · Aug 22, 2019 · US
US2019129892A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2019129892-A1 |
| Application number | US-201816170378-A |
| Country | US |
| Kind code | A1 |
| Filing date | Oct 25, 2018 |
| Priority date | Oct 25, 2017 |
| Publication date | May 2, 2019 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An exemplary system, method and computer-accessible medium for modifying a design of an integrated circuit(s) (ICs), which can include, for example, modifying a logic gate(s) in the design for a protected input pattern(s), and providing a restoration unit(s) into the design, where the restoration unit(s) can be configured to (i) produce an error-free output(s) when a correct secret key can be applied to the restoration unit(s), and (ii) produce an erroneous output(s) when an incorrect key can be applied to the restoration unit(s); and ensure that the modified design along with the restoration unit produces at least one erroneous output with respect to the original design for only a pre-determined constant number of incorrect keys based on at least one input pattern.
Opening claim text (preview).
What is claimed is: 1 . A non-transitory computer-accessible medium having stored thereon computer-executable instructions for modifying a design of at least one integrated circuit (IC), wherein, when a computer arrangement executes the instructions, the computer arrangement is configured to perform procedures comprising: modifying at least one logic gate in the design for at least one protected input pattern, wherein the at least one protected input pattern is an input pattern for which the modified design produces a different output than an original design; and providing at least one restoration unit into the design, wherein the at least one restoration unit is configured to (i) produce at least one error-free output when a correct secret key is applied to the at least one restoration unit, and (ii) produce at least one erroneous output when an incorrect key is applied to the at least one restoration unit. 2 . The computer-accessible medium of claim 1 , where the computer arrangement is further configured to determine that the design and the at least one restoration unit produce at least one erroneous output with respect an original design for only a pre-determined constant number of incorrect keys based on at least one input pattern. 3 . The computer-accessible medium of claim 2 , wherein the at least one restoration unit includes at least one Hamming Distance checker configured to check a Hamming Distance between the at least one input pattern and at least one key. 4 . The computer-accessible medium of claim 3 , wherein the computer arrangement is configured to use the at least one Hamming Distance checker to protect input patterns that are of a pre-determined Hamming Distance away from at least one correct key. 5 . The computer-accessible medium of claim 4 , wherein the at least one correct key is stored in a tamper-proof memory. 6 . The computer-accessible medium of claim 2 , wherein the at least one restoration unit includes a tamper-proof content-addressable look-up table. 7 . The computer-accessible medium of claim 6 , wherein the computer arrangement is further configured to use the tamper-proof content-addressable look-up table to protect input patterns that are included in a plurality of input cubes stored in the tamper-proof content-addressable look-up table. 8 . The computer-accessible medium of claim 7 , wherein the computer arrangement is further configured to determine the input cubes based on set of protected input patterns using at least one of (i) a cube compression procedure, or (ii) a cube bit selection procedure. 9 . The computer-accessible medium of claim 7 , wherein each of the input cubes has a predetermined number of bits. 10 . The computer-accessible medium of claim 7 , wherein each of the input cubes includes a secret key loaded on to the at least one integrated circuit. 11 . The computer-accessible medium of claim 7 , wherein the input cubes are associated with at least one flip vector. 12 . The computer-accessible medium of claim 11 , wherein the at least one flip vector includes information regarding which outputs of the at least one integrated circuit are to be flipped based on each of the input cubes. 13 . The computer-accessible medium of claim 12 , wherein the computer arrangement is further configured to store the at least one flip vector in the tamper-proof content-addressable look-up table. 14 . The computer-accessible medium of claim 7 , wherein the computer arrangement is further configured to compress the input cubes prior to being stored in the tamper-proof content-addressable look-up table. 15 . The computer-accessible medium of claim 14 , wherein the computer arrangement is configured to compress the input cubes by merging compatible input cubes. 16 . The computer-accessible medium of claim 1 , wherein the at least one restoration unit includes a plurality of XOR gates and at least one adder. 17 . The computer-accessible medium of claim 1 , wherein the computer arrangement is configured to modify the at least one logic gate based on a security-aware synthesis procedure which is configured to reduce at least one design metric while ensuring that k−log 2 c is greater than a target security level, and wherein k is a key size and c is a number of cubes. 18 . The computer-accessible medium of claim 9 , wherein the at least one design metric includes at least one of (i) a power, (ii) an area, or (iii) a delay. 19 . A method for modifying a design of at least one integrated circuit (IC), comprising: modifying at least one logic gate in the design for at least one protected input pattern, wherein the at least one protected input pattern is an input pattern for which the modified design produces a different output than an original design; and using a computer hardware arrangement, providing at least one restoration unit into the design, wherein the at least one restoration unit is configured to (i) produce at least one error-free output when a correct secret key is applied to the at least one restoration unit and (ii) produce at least one erroneous output when an incorrect key is applied to the at least one restoration unit. 20 . A system for modifying a design of at least one integrated circuit (IC), comprising: a computer hardware arrangement configured to: at least one logic gate in the design for at least one protected input pattern, wherein the at least one protected input pattern is an input pattern for which the modified design produces a different output than an original design; and provide at least one restoration unit into the design, wherein the at least one restoration unit is configured to (i) produce at least one error-free output when a correct secret key is applied to the at least one restoration unit and (ii) produce at least one erroneous output when an incorrect key is applied to the at least one restoration unit.
Locking methods, e.g. distributed locking or locking implementation details · CPC title
between a Database Management System and a front-end application · CPC title
by creating or determining hardware identification, e.g. serial numbers · CPC title
Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.