In-cell touch array substrate, driving method thereof, and display device

US2019101998A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2019101998-A1
Application numberUS-201715543900-A
CountryUS
Kind codeA1
Filing dateJan 10, 2017
Priority dateApr 19, 2016
Publication dateApr 4, 2019
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An in-cell touch array substrate, a driving method thereof, and a display device are provided. The in-cell touch array substrate includes a common electrode layer. The common electrode layer includes: pixel-related common electrodes corresponding to all pixel regions of the in-cell touch array substrate and configured to, at a touch stage, receive a common electrode signal; and shielding common electrodes corresponding to at least a part of a non-pixel region outside all the pixel regions and configured to, at the touch stage, receive a touch sensing signal.

First claim

Opening claim text (preview).

1 . An in-cell touch array substrate, comprising a common electrode layer, wherein the common electrode layer comprises: pixel-related common electrodes corresponding to all pixel regions of the in-cell touch array substrate and configured to receive a common electrode signal at a touch stage; and shielding common electrodes corresponding to at least a part of a non-pixel region outside all the pixel regions and configured to receive a touch sensing signal at the touch stage. 2 . The in-cell touch array substrate according to claim 1 , wherein the pixel-related common electrodes comprise a plurality of pixel-related common sub-electrodes each corresponding to a subpixel region of each pixel. 3 . The in-cell touch array substrate according to claim 2 , wherein each shielding common electrode and a gate line of the in-cell touch array substrate serve as a touch sensing electrode and a touch driving electrode respectively at the touch stage, to form a mutual-capacitive touch capacitor. 4 . The in-cell touch array substrate according to claim 3 , wherein an orthogonal projection of each shielding common electrode onto a gate line layer is perpendicular to and intersects the gate line. 5 . The in-cell touch array substrate according to claim 4 , wherein the shielding common electrodes comprise a plurality of shielding common sub-electrodes, and the pixel-related common sub-electrodes in at least one column are arranged between every two adjacent shielding common sub-electrodes. 6 . The in-cell touch array substrate according to claim 4 , further comprising a data line layer comprising a plurality of data lines, wherein the shielding common electrodes comprise a plurality of strip-like shielding common sub-electrodes extending in a direction identical to the data lines, and orthogonal projections of the shielding common sub-electrodes onto the data line layer are in a one-to-one correspondence to the data lines and overlap the data lines. 7 . The in-cell touch array substrate according to claim 2 , wherein each shielding common sub-electrode and a data line of the in-cell touch array substrate serve as a touch sensing electrode and a touch driving electrode respectively at the touch stage, to form a mutual-capacitive touch capacitor. 8 . The in-cell touch array substrate according to claim 7 , wherein an orthogonal projection of each shielding common electrode onto a data line layer is perpendicular to and intersects the data line. 9 . The in-cell touch array substrate according to claim 8 , wherein the shielding common electrodes comprise a plurality of shielding common sub-electrodes, and the pixel-related common sub-electrodes in at least one row are arranged between every two adjacent shielding common sub-electrodes. 10 . The in-cell touch array substrate according to claim 8 , further comprising a gate line layer comprising a plurality of gate lines, wherein the shielding common electrodes comprise a plurality of strip-like shielding common sub-electrodes extending in a direction identical to the gate lines, and orthogonal projections of the shielding common sub-electrodes onto the gate line layer are in a one-to-one correspondence to the gate lines and overlap the gate lines. 11 . The in-cell touch array substrate according to claim 2 , wherein the shielding common electrodes individually form a self-capacitive touch capacitor at the touch stage. 12 . The in-cell touch array substrate according to claim 11 , wherein the shielding common electrodes comprise a plurality of shielding common sub-electrodes each having a hollow-square shape and enclosing at least one pixel-related common sub-electrode. 13 . The in-cell touch array substrate according to claim 11 , further comprising a data line layer comprising a plurality of data lines and a gate line layer comprising a plurality of gate lines, wherein the shielding common electrodes comprise a plurality of strip-like first shielding common sub-electrodes and a plurality of strip-like second shielding common sub-electrodes, the first shielding common sub-electrodes extend in a direction identical to the data lines, and orthogonal projections of the first shielding common sub-electrodes onto the data line layer are in a one-to-one correspondence to the data lines and overlap the data lines, and the second shielding common sub-electrodes extend in a direction identical to the gate lines, and orthogonal projections of the second shielding common sub-electrodes onto the gate line layer are in a one-to-one correspondence to the gate lines and overlap the gate line. 14 . The in-cell touch array substrate according to claim 13 , wherein the first shielding common sub-electrodes are perpendicular to the second shielding common sub-electrodes. 15 . The in-cell touch array substrate according to claim 1 , wherein the pixel-related common electrodes and the shielding common electrodes are separated from each other. 16 . The in-cell touch array substrate according to claim 1 , wherein the pixel-related common electrodes and the shielding common electrodes are configured to receive a common electrode signal at a display stage. 17 . The in-cell touch array substrate according to claim 1 , wherein the common electrode signal is a direct current (DC) voltage, and the touch sensing signal is an alternating current (AC) voltage. 18 . A display device comprising the in-cell touch array substrate according to claim 1 . 19 . A method for driving an in-cell touch array substrate, wherein the in-cell touch array substrate comprises a common electrode layer comprising pixel-related common electrodes corresponding to all pixel regions of the in-cell touch array substrate and shielding common electrodes corresponding to at least a part of a non-pixel region outside all the pixel regions; and the method comprises: at a touch stage, applying a common electrode signal to the pixel-related common electrodes and applying a touch sensing signal to the shielding common electrodes. 20 . The method according to claim 19 , further comprising: at a display stage, applying the common electrode signal to the pixel-related common electrodes, and the common electrode signal is a direct current (DC) voltage, and the touch sensing signal is an alternating current (AC) voltage. 21 . (canceled)

Assignees

Inventors

Classifications

  • Wiring, e.g. gate line, drain line · CPC title

  • G06F3/044Primary

    by capacitive means · CPC title

  • Input devices, e.g. touch panels · CPC title

  • G06F3/0412Primary

    Digitisers structurally integrated in a display · CPC title

  • Cross over in capacitive digitiser, i.e. details of structures for connecting electrodes of the sensing pattern where the connections cross each other, e.g. bridge structures comprising an insulating layer, or vias through substrate · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2019101998A1 cover?
An in-cell touch array substrate, a driving method thereof, and a display device are provided. The in-cell touch array substrate includes a common electrode layer. The common electrode layer includes: pixel-related common electrodes corresponding to all pixel regions of the in-cell touch array substrate and configured to, at a touch stage, receive a common electrode signal; and shielding common…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/044. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Apr 04 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).