Multilayer Wiring Substrate
US-2016088729-A1 · Mar 24, 2016 · US
US2019069396A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2019069396-A1 |
| Application number | US-201816170427-A |
| Country | US |
| Kind code | A1 |
| Filing date | Oct 25, 2018 |
| Priority date | Apr 28, 2016 |
| Publication date | Feb 28, 2019 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A multilayer ceramic substrate according to the present invention includes a plurality of base layers that are laminated containing a low-temperature co-fired ceramic material, a plurality of first constraint layers which contain a metal oxide not completely sintered at the sintering temperature of the low-temperature co-fired ceramic material and which are located between the base layers, and a protective layer which contains the metal oxide and which is in contact with an outermost base layer of the plurality of base layers in the lamination direction, and wherein X1>X2, where X1 is a content of the metal oxide in a surface section of the protective layer and X2 is a content of the metal oxide in a boundary section of the protective layer that is in contact with the outermost base layer.
Opening claim text (preview).
1 . A multilayer ceramic substrate comprising: a plurality of base layers that are laminated containing a low-temperature co-fired ceramic material; a plurality of first constraint layers which contain a metal oxide that is not completely sintered at a sintering temperature of the low-temperature co-fired ceramic material and which are located between adjacent base layers of the plurality of laminated base layers; and a protective layer which contains the metal oxide and which is located outermost in a lamination direction of the plurality of laminated base layers and is in contact with an outermost base layer of the plurality of laminated base layers in the lamination direction, wherein X1>X2, where X1 is a first content of the metal oxide in a surface section of the protective layer and X2 is a second content of the metal oxide in a boundary section of the protective layer that is in contact with the outermost base layer. 2 . The multilayer ceramic substrate according to claim 1 , wherein α11<α22, where all is a first thermal expansion coefficient of the surface section of the protective layer and α22 is a second thermal expansion coefficient of the boundary section of the protective layer. 3 . The multilayer ceramic substrate according to claim 1 , wherein the protective layer includes a second constraint sublayer in contact with the outermost base layer and an outermost sublayer located outermost in the lamination direction, the second constraint sublayer and the outermost sublayer contain the metal oxide, and x1>x2 is satisfied, where x1 is a first content of the metal oxide in the outermost sublayer and x2 is a second content of the metal oxide in the second constraint sublayer. 4 . The multilayer ceramic substrate according to claim 3 , wherein α12<α23, where α12 is a first thermal expansion coefficient of the outermost sublayer and α23 is a second thermal expansion coefficient of the second constraint sublayer. 5 . The multilayer ceramic substrate according to claim 3 , further comprising a wiring conductor on the second constraint sublayer, and wherein the protective layer further includes a covering ceramic sublayer on the second constraint sublayer so as to cover a periphery of the wiring conductor. 6 . The multilayer ceramic substrate according to claim 5 , wherein the covering ceramic sublayer contains a second low-temperature co-fired ceramic material. 7 . The multilayer ceramic substrate according to claim 6 , wherein the covering ceramic sublayer contains the metal oxide. 8 . The multilayer ceramic substrate according to claim 1 , wherein the protective layer is composed of only a second constraint sublayer in contact with the outermost base layer, the second constraint sublayer contains the metal oxide, and a surface of the second constraint sublayer has a region having a metal oxide content higher than that of other regions of the second constraint sublayer. 9 . The multilayer ceramic substrate according to claim 8 , wherein the region of the second constraint sublayer has a thermal expansion coefficient less than that of the other regions of the second constraint sublayer. 10 . The multilayer ceramic substrate according to claim 1 , wherein the protective layer includes a second constraint sublayer in contact with the outermost base layer and a covering ceramic sublayer on the second constraint sublayer, and multilayer ceramic substrate further comprises a wiring conductor on the second constraint sublayer, the covering ceramic sublayer is located so as to cover a periphery of the wiring conductor on the second constraint sublayer, the covering ceramic sublayer contains the metal oxide, and a surface of the covering ceramic sublayer has a region having a metal oxide content higher than that of other regions of the covering ceramic sublayer. 11 . The multilayer ceramic substrate according to claim 10 , wherein the region of the covering ceramic sublayer has a thermal expansion coefficient less than that of the other regions of the covering ceramic sublayer. 12 . The multilayer ceramic substrate according to claim 1 , wherein X1>X3>X2, where X3 is a third content of the metal oxide in a central section of the protective layer. 13 . The multilayer ceramic substrate according to claim 1 , wherein α11<α33<α22, where all is a first thermal expansion coefficient of the surface section of the protective layer, α22 is a second thermal expansion coefficient of the boundary section of the protective layer, and α33 is a third thermal expansion coefficient of the central section of the protective layer. 14 . The multilayer ceramic substrate according to claim 1 , wherein X2>Y, where Y is a third content of the metal oxide in the base layer. 15 . The multilayer ceramic substrate according to claim 1 , wherein α22<β, where α22 is a first thermal expansion coefficient of the boundary section of the protective layer, and β is a second thermal expansion coefficient of the base layer. 16 . The multilayer ceramic substrate according to claim 1 , wherein the metal oxide is at least one of alumina and silica. 17 . The multilayer ceramic substrate according to claim 1 , further comprising a wiring conductor in or on at least one of the outermost base layer, the first constraint layers, and the protective layer. 18 . The multilayer ceramic substrate according to claim 1 , wherein the low-temperature co-fired ceramic material is selected from glass composite low-temperature co-fired ceramic materials, crystal glass low-temperature co-fired ceramic materials, and non-glass low-temperature co-fired ceramic materials. 19 . The multilayer ceramic substrate according to claim 1 , wherein the metal oxide includes at least one of aluminum, silica, zirconia, titania, silica, niobium pentoxide, tantalum pentoxide, and magnesia. 20 . The multilayer ceramic substrate according to claim 1 , wherein the first metal oxide contained in the first constraint layers and the second metal oxide contained in the protective layer are the same.
Manufacturing multilayer circuits · CPC title
Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure · CPC title
Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title
Inorganic insulating substrates, e.g. ceramic, glass · CPC title
by building the multilayer layer by layer, i.e. build-up multilayer circuits (making via holes in the insulating layers H05K3/0011; special circuit boards as base or core whereon the multilayer is built H05K3/4602) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.