Solid-state imaging device, manufacturing method thereof, and electronic device

US2018301491A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2018301491-A1
Application numberUS-201615767950-A
CountryUS
Kind codeA1
Filing dateOct 12, 2016
Priority dateOct 26, 2015
Publication dateOct 18, 2018
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present technology relates to a solid-state imaging device, a manufacturing method, and an electronic device, which can improve sensitivity while improving color mixing. The solid-state imaging device includes a first wall provided between a pixel and a pixel arranged two-dimensionally to isolate the pixels, in which the first wall includes at least two layers including a light shielding film of a lowermost layer and a low refractive index film of which refractive index is lower than the light shielding film. The present technology can be applied to, for example, a solid-state imaging device, an electronic device having an imaging function, and the like.

First claim

Opening claim text (preview).

1 . A solid-state imaging device comprising a first wall provided between a pixel and a pixel arranged two-dimensionally to isolate the pixels, wherein the first wall includes at least two layers including a light shielding film of a lowermost layer and a low refractive index film of which refractive index is lower than the light shielding film. 2 . The solid-state imaging device according to claim 1 , wherein the light shielding film includes a metal film. 3 . The solid-state imaging device according to claim 1 , wherein the low refractive index film includes a laminated layer including a first low refractive index film and a second low refractive index film, and a refractive index increases in a following order: the second low refractive index film, the first low refractive index film which is below the second low refractive index film, and the light shielding film which is the lowermost layer. 4 . The solid-state imaging device according to claim 3 , wherein the first low refractive index film and the second low refractive index film include an inorganic film or an organic film. 5 . The solid-state imaging device according to claim 1 , wherein the first wall is formed to have a same height as an adjacent color filter. 6 . The solid-state imaging device according to claim 1 , wherein the first wall is covered with a protective film to prevent corrosion. 7 . The solid-state imaging device according to claim 1 , further comprising a second wall provided at an upper side of the first wall to isolate the pixels. 8 . The solid-state imaging device according to claim 7 , wherein the second wall is provided between the on-chip lens of the pixels. 9 . The solid-state imaging device according to claim 7 , wherein a cross sectional shape of the second wall is a reverse trapezoidal shape having a thinner bottom width than a top width. 10 . The solid-state imaging device according to claim 7 , wherein the second wall includes an inorganic film or an organic film. 11 . The solid-state imaging device according to claim 7 , wherein a refractive index of the second wall is lower than a refractive index of an adjacent layer. 12 . The solid-state imaging device according to claim 7 , wherein the second wall is formed using a same material as the on-chip lens. 13 . The solid-state imaging device according to claim 1 , wherein a refractive index of the on-chip lens is in a range of 1.60 to 2.00. 14 . The solid-state imaging device according to claim 1 , wherein in each pixel, a color filter, a high refractive index layer, and an on-chip lens are layered in this order on an upper side of a photoelectric conversion unit formed on a semiconductor substrate, and the color filter, the high refractive index layer, and the on-chip lens are formed to have refractive indexes that increase from the semiconductor substrate to the on-chip lens. 15 . A manufacturing method of a solid-state imaging device, wherein a first wall is formed between a pixel and a pixel arranged two-dimensionally to isolate the pixels, and the first wall includes at least two layers including a light shielding film of a lowermost layer and a low refractive index film of which refractive index is lower than the light shielding film. 16 . An electronic device comprising a solid-state imaging device including a first wall provided between a pixel and a pixel arranged two-dimensionally to isolate the pixels, wherein the first wall includes at least two layers including alight shielding film of a lowermost layer and a low refractive index film of which refractive index is lower than the light shielding film.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2018301491A1 cover?
The present technology relates to a solid-state imaging device, a manufacturing method, and an electronic device, which can improve sensitivity while improving color mixing. The solid-state imaging device includes a first wall provided between a pixel and a pixel arranged two-dimensionally to isolate the pixels, in which the first wall includes at least two layers including a light shielding fi…
Who is the assignee on this patent?
Sony Semiconductor Solutions Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/14623. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 18 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).