Shielding for semiconductor optoelectronic devices and packages

US2018235075A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2018235075-A1
Application numberUS-201715434919-A
CountryUS
Kind codeA1
Filing dateFeb 16, 2017
Priority dateFeb 16, 2017
Publication dateAug 16, 2018
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Semiconductor packages may include different portions associated one or more electronic components of the semiconductor package where electromagnetic (for example, radio-frequency, RF) shielding at predetermined frequencies ranges may be needed. Accordingly, in an embodiment, compartmental shielding can be used in the areas between the electronic components on the semiconductor package to provide RF shielding to the electronic components on the semiconductor package or to other electronic components in proximity to the electronic components on the semiconductor package. Further, in another embodiment, conformal coating shielding can be used to provide RF shielding to provide RF shielding to the electronic components on the semiconductor package or to other electronic components in proximity to the electronic components on the semiconductor package.

First claim

Opening claim text (preview).

1 . A method comprising: providing at least a portion of a semiconductor package including a first electronic component and a second electronic component attached to a board having a first grounding pad between the first electronic component and the second electronic component; applying compartmental shielding material to at least a portion of the grounding pad; applying heat to the compartmental shielding material at a first temperature for a first duration; applying a conformal coating shielding material on at least a portion of the first electronic component and the second electronic component, the conformal coating shield being in contact with at least one of a second grounding pad on the board or the compartmental shielding material; and applying heat to the conformal coating shielding material at a second temperature for a second duration. 2 . The method of claim 1 , wherein the first electronic component or the second electronic component comprise a central processing unit (CPU), a logic circuit, a memory circuit, a Long-Term Evolution (LTE) circuitry, a Bluetooth circuitry, a Wi-Fi circuitry, a photodetector, a photodiode, a laser diode, a microelectromechanical systems (MEMS) device, or a sensor. 3 . The method of claim 1 , wherein applying the compartmental shielding material comprises applying the compartmental shielding material using a spraying technique, a plating technique, a printing technique, or a dispensing technique. 4 . The method of claim 1 , wherein applying the conformal coating shielding material comprises applying the conformal coating shielding material using a spraying technique, a plating technique, a printing technique, or a dispensing technique. 5 . The method of claim 1 , wherein applying the compartmental shielding material comprises applying the compartmental shielding material using a plating technique, wherein the plating technique comprises an electrolytic plating technique or an electroless plating technique. 6 . The method of claim 1 , wherein applying the conformal coating shielding material comprises applying the conformal coating material using a plating technique, wherein the plating technique comprises an electrolytic plating technique or an electroless plating technique. 7 . The method of claim 1 , wherein applying the compartmental shielding material comprises applying the compartmental shielding material using a spraying technique, wherein the spraying technique comprises an atomization technique, an electrospray technique, or an ultrasonic technique. 8 . The method of claim 1 , wherein applying the conformal coating shielding material comprises applying the conformal coating shielding material using a spraying technique, wherein the spraying technique comprises an atomization technique, an electrospray technique, or an ultrasonic technique. 9 . The method of claim 1 , wherein applying the compartmental shielding material comprises applying the compartmental shielding material using a printing technique, wherein the printing technique comprises a vacuum printing technique. 10 . The method of claim 1 , wherein applying the conformal coating shielding material comprises applying the conformal coating shielding material using a printing technique, wherein the printing technique comprises a vacuum printing technique. 11 . The method of claim 1 , wherein applying the compartmental shielding material comprises applying the compartmental shielding material using a dispensing technique, wherein the dispensing technique comprises an Auger dispensing technique or a jet dispensing technique. 12 . The method of claim 1 , wherein applying the conformal coating shielding material comprises applying the conformal coating shielding material using a dispensing technique, wherein the dispensing technique comprises an Auger dispensing technique or a jet dispensing technique. 13 . The method of claim 1 , wherein the compartmental shielding material comprises sintering nanoparticles, non-sintering pastes, non-sintering inks, intermetallic compound forming, conductive particles. 14 . The method of claim 13 , wherein the sintering nanoparticles comprise silver or copper. 15 . The method of claim 13 , wherein the non-sintering pastes or the non-sintering inks comprise epoxy acrylic adhesive system or a polymer systems. 16 . The method of claim 13 , wherein the conductive particles include fibers, flakes, nanoparticles, or graphite. 17 . A semiconductor package, comprising: a substrate including a first electronic component of a first electronic device and a second electronic component of a second electronic device, and a first grounding pad between the first electronic component and the second electronic component; a compartmental shielding material disposed on at least a portion of the first grounding pads, the compartmental shielding material applied between the first electronic device and the second electronic device; a conformal coating shielding material disposed on at least a portion of the first electronic component and the second electronic component, the conformal coating shield being in contact with the grounding pad or the compartmental shielding material. 18 . The semiconductor package of claim 17 , wherein the compartmental shielding material or the conformal coating shielding material comprises sintering nanoparticles, non-sintering pastes, non-sintering inks, intermetallic compound forming, conductive particles. 19 . The semiconductor package of claim 18 , wherein the sintering nanoparticles comprise silver or copper. 20 . The semiconductor package of claim 18 , wherein the non-sintering pastes or the non-sintering inks comprise a metal. 21 . The semiconductor package of claim 18 , wherein the non-sintering pastes or the non-sintering inks comprise epoxy acrylic adhesive system or other polymer systems. 22 . The semiconductor package of claim 18 , wherein the conductive particles include fibers, flakes, nanoparticles, or graphite. 23 . A device, comprising: a substrate including a first electronic component and a second electronic component, and a first grounding pad between the first electronic component and the second electronic component; a compartmental shielding material disposed on at least a portion of the first grounding pads, the compartmental shielding material applied between the first electronic component and the second electronic component; a conformal coating shielding material disposed on at least a portion of the first electronic component and the second electronic component, the conformal coating shield being in contact with the grounding pad or the compartmental shielding material. 24 . The device of claim 23 , wherein the compartmental shielding material or the conformal coating shielding material comprises sintering nanoparticles, non-sintering pastes, non-sintering inks, intermetallic compound forming, conductive particles. 25 . The method of claim 23 , wherein the first electronic component or the second electronic component comprise a central processing unit (CPU), a logic circuit, a memory circuit, a Long-Term Evolution (LTE) circuitry, a Bluetooth circuitry, a Wi-Fi circuitry, a photodetector, a photodiode, a laser diode, a microelectromechanical systems (MEMS) device, or a sensor.

Assignees

Inventors

Classifications

  • the arrangements being between laterally adjacent chips, e.g. walls between chips · CPC title

  • Package configurations · CPC title

  • H10W42/20Primary

    protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons · CPC title

  • Optical component, e.g. opto-electronic component · CPC title

  • Components for radio transmission, e.g. radio frequency identification [RFID] tag, printed or non-printed antennas · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2018235075A1 cover?
Semiconductor packages may include different portions associated one or more electronic components of the semiconductor package where electromagnetic (for example, radio-frequency, RF) shielding at predetermined frequencies ranges may be needed. Accordingly, in an embodiment, compartmental shielding can be used in the areas between the electronic components on the semiconductor package to provi…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H10W42/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 16 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).