Transparent active layer, thin film transistor comprising same, and method for manufacturing same

US2018233584A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2018233584-A1
Application numberUS-201815947969-A
CountryUS
Kind codeA1
Filing dateApr 9, 2018
Priority dateOct 8, 2015
Publication dateAug 16, 2018
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of fabricating a thin film transistor includes preparing a plastic substrate, forming a transparent active layer on the plastic substrate through an atomic layer deposition method by providing a first source including zinc on the plastic substrate and providing a second source including sulfur on the plastic substrate, providing a gate electrode overlapping with the transparent active layer, and providing a gate insulating layer between the gate electrode and the transparent active layer. A ratio of the providing of the first source to the providing of the second source ranges from 7:1 to 13:1.

First claim

Opening claim text (preview).

What is claimed is: 1 . A method of fabricating a thin film transistor, the method comprising: preparing a plastic substrate; forming a transparent active layer on the plastic substrate through an atomic layer deposition method by providing a first source including zinc on the plastic substrate and providing a second source including sulfur on the plastic substrate, wherein a ratio of the providing of the first source to the providing of the second source ranges from 7:1 to 13:1; providing a gate electrode overlapping with the transparent active layer; and providing a gate insulating layer between the gate electrode and the transparent active layer. 2 . The method of claim 1 , wherein the first source and the second source are provided at a process temperature of 80 degrees Celsius. 3 . The method of claim 1 , wherein flexibility of the transparent active layer is adjusted by adjusting the number of times the first source and the second source are provided, under the condition that the ratio of the providing of the first source to the providing of the second source ranges from 7:1 to 13:1. 4 . The method of claim 3 , wherein the flexibility of the transparent active layer increases as a ratio of the providing of the second source to the providing of the first source increases. 5 . The method of claim 1 , wherein the second source has a thiol group. 6 . A thin film transistor comprising: a plastic substrate; a transparent active layer disposed on the plastic substrate and including sulfur of 2.60% to 6.45% and zinc of 33.98% to 43.90%; a gate electrode overlapping with the transparent active layer; and a gate insulating layer between the gate electrode and the transparent active layer. 7 . The thin film transistor of claim 6 , wherein the thin film transistor has an on/off ratio of 10 6 or more. 8 . The thin film transistor of claim 6 , wherein the transparent active layer has a mobility of 7 cm 2 /Vs or more.

Assignees

Inventors

Classifications

  • Sulfides · CPC title

  • being insulating materials · CPC title

  • being non-crystalline insulating materials, e.g. glass or polymers · CPC title

  • using chemical vapour deposition [CVD] · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2018233584A1 cover?
A method of fabricating a thin film transistor includes preparing a plastic substrate, forming a transparent active layer on the plastic substrate through an atomic layer deposition method by providing a first source including zinc on the plastic substrate and providing a second source including sulfur on the plastic substrate, providing a gate electrode overlapping with the transparent active …
Who is the assignee on this patent?
Iucf Hyu
What technology area does this patent fall under?
Primary CPC classification H01L29/66742. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 16 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).