Methods for forming semiconductors by diffusion

US2018190793A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2018190793-A1
Application numberUS-201615394571-A
CountryUS
Kind codeA1
Filing dateDec 29, 2016
Priority dateDec 29, 2016
Publication dateJul 5, 2018
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In some embodiments, a compound semiconductor is formed by diffusion of semiconductor species from a source semiconductor layer into semiconductor material in a substrate. The source semiconductor layer may be an amorphous or polycrystalline structure, and provides a source of semiconductor species for later diffusion into the other semiconductor material. Advantageously, such a semiconductor layer may be more conformal than an epitaxially grown, crystalline semiconductor layer. As a result, this more conformal semiconductor layer acts as a uniform source of the semiconductor species for diffusion into the semiconductor material in the substrate. In some embodiments, an interlayer is formed between the source semiconductor layer and the substrate, and then the interlayer is trimmed before depositing the source semiconductor layer. In some other embodiments, the source semiconductor layer is deposited directly on the substrate, and has an amorphous or polycrystalline structure.

First claim

Opening claim text (preview).

1 . A method for making a semiconductor device, comprising: forming a transistor channel region, wherein forming the transistor channel region comprises: providing a silicon protrusion; forming an oxide layer on a surface of the silicon protrusion; selectively removing, relative to other exposed materials, material forming exposed surfaces of the oxide layer to reduce an overall thickness of the oxide layer; subsequently depositing silicon-germanium on the oxide layer; and converting the silicon protrusion into a silicon germanium structure by annealing the silicon-germanium and silicon structure in an oxidizing environment to drive the germanium through the oxide layer and into the silicon protrusion. 2 . The method of claim 1 , wherein selectively removing material forming the oxide layer comprises: converting the exposed surfaces of the oxide layer into a volatile compound; and sublimating the volatile compound. 3 . The method of claim 2 , wherein the volatile compound comprises ammonium hexafluorosilicate. 4 . The method of claim 1 , wherein the silicon protrusion comprises a laterally elongated fin. 5 . The method of claim 1 , wherein the silicon protrusion comprises a nanowire. 6 . The method of claim 1 , wherein providing the silicon protrusion comprises: etching a silicon substrate through a mask to define the silicon structure; and forming a dielectric on opposing sides of the silicon structure. 7 . A method for making a semiconductor device, comprising: providing a semiconductor structure comprising a first semiconductor material; forming an interlayer on a surface of the semiconductor structure; trimming a thickness of the interlayer; subsequently depositing a second semiconductor material on the interlayer; and driving at least portions of the second semiconductor material through the interlayer and into the semiconductor structure. 8 . The method of claim 7 , wherein the first semiconductor material comprises silicon. 9 . The method of claim 7 , wherein the second semiconductor material comprises germanium. 10 . The method of claim 7 , wherein driving at least portions of the second semiconductor material forms a compound semiconductor comprising the first and the second semiconductor materials in the semiconductor structure. 11 . The method of claim 10 , wherein the compound semiconductor comprises silicon germanium. 12 . The method of claim 7 , wherein the semiconductor structure is a silicon structures, wherein driving at least portions of the second semiconductor material converts the silicon structure into a germanium structure. 13 . The method of claim 7 , wherein the interlayer comprises an oxide of the first semiconductor material. 14 . The method of claim 13 , wherein trimming the thickness of the interlayer comprises: reacting the interlayer with a reactant gas comprising a fluorine-containing gas and a hydrogen-containing gas to form a halogen-containing material; and sublimating the halogen-containing material. 15 . The method of claim 7 , wherein forming the interlayer comprises depositing the interlayer. 16 . The method of claim 15 , wherein depositing the interlayer comprises depositing the interlayer by atomic layer deposition. 17 . The method of claim 7 , wherein forming the interlayer comprises: removing native oxide from the surface of the semiconductor substrate; and subsequently growing an oxide on the surface. 18 . The method of claim 7 , wherein depositing the second semiconductor material comprises performing an atomic layer deposition. 19 . The method of claim 7 , wherein driving at least portions of the second semiconductor material through the interlayer comprises subjecting the semiconductor structure to an anneal. 20 . The method of claim 7 , wherein the semiconductor structure comprises a protrusion formed of the first semiconductor material, wherein the surface is a surface of the protrusion. 21 . The method of claim 20 , wherein the vertical-extending structure is a fin. 22 . The method of claim 20 , wherein the vertical-extending structure is a nanowire. 23 . The method of claim 20 , further comprising forming a transistor gate at sides of the protrusion, wherein the protrusion forms a channel region of a transistor. 24 . The method of claim 7 , wherein depositing the second semiconductor material comprises depositing an amorphous layer of the second semiconductor. 25 - 32 . (canceled)

Assignees

Inventors

Classifications

  • through the applied layer · CPC title

  • being group IV material · CPC title

  • characterised by the semiconductor material · CPC title

  • between a solid phase and a gaseous phase · CPC title

  • by diffusing alloying elements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2018190793A1 cover?
In some embodiments, a compound semiconductor is formed by diffusion of semiconductor species from a source semiconductor layer into semiconductor material in a substrate. The source semiconductor layer may be an amorphous or polycrystalline structure, and provides a source of semiconductor species for later diffusion into the other semiconductor material. Advantageously, such a semiconductor l…
Who is the assignee on this patent?
Asm Ip Holding Bv
What technology area does this patent fall under?
Primary CPC classification H10P32/14. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jul 05 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).