Vertical 3D memory device and accessing method
US-11877457-B2 · Jan 16, 2024 · US
US2018190352A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2018190352-A1 |
| Application number | US-201715859165-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 29, 2017 |
| Priority date | Dec 31, 2016 |
| Publication date | Jul 5, 2018 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A resistive memory device and a fabricating method thereof are provided. The resistive memory device includes: a first electrode electrically coupled with a first wire; a second electrode facing the first electrode and electrically coupled with a second wire, the second electrode including an oxygen vacancy reservoir and a contact electrode, and a memory cell including a variable resistive layer and being disposed between the first electrode and the second electrode. The variable resistive layer has a conductive filament, which includes oxygen vacancies and connects the first electrode and the second electrode. The oxygen vacancy reservoir is disposed on the variable resistive layer, and the contact electrode is coupled to the oxygen vacancy reservoir and the second wire. The oxygen vacancy reservoir has a volume or oxidizing power to exchange a limited amount of oxygen ions and oxygen vacancies required for switching the conductive filament with the variable resistive layer.
Opening claim text (preview).
What is claimed is: 1 . A resistive memory device comprising: a first electrode electrically coupled with a first wire; a second electrode facing the first electrode and electrically coupled with a second wire, the second electrode including a finite oxygen vacancy reservoir and a contact electrode; and a memory cell including a variable resistive layer and being disposed between the first electrode and the second electrode, the variable resistive layer having a conductive filament that includes one or more oxygen vacancies and that connects the first electrode and the second electrode, wherein the finite oxygen vacancy reservoir is disposed on the variable resistive layer, and the contact electrode is coupled to the finite oxygen vacancy reservoir and the second wire, and wherein the finite oxygen vacancy reservoir has a volume or oxidizing power to exchange a limited amount of oxygen ions and oxygen vacancies required for switching the conductive filament with the variable resistive layer. 2 . The resistive memory device according to claim 1 , wherein the variable resistive layer comprises a metal oxide having a stoichiometric composition or an oxygen-deficient composition. 3 . The resistive memory device according to claim 1 , wherein the metal oxide includes at least one selected from the group consisting of tantalum (Ta), scandium (Sc), yttrium (Y), titanium (Ti), zirconium (Zr), vanadium (V), chromium (Cr), niobium (Nb), osmium (Os), manganese (Mn), iron (Fe), nickel (Ni), copper (Cu), silver (Ag), zinc (Zn), hafnium (Hf), and tungsten (W). 4 . The resistive memory device according to claim 1 , wherein the variable resistive layer comprises a metal oxide, and the finite oxygen vacancy reservoir has a lower oxidation potential energy than the metal oxide of the variable resistive layer. 5 . The resistive memory device according to claim 1 , wherein the first electrode comprises a non-reactive metal having a lower oxidizing power than a material in the finite oxygen vacancy reservoir. 6 . The resistive memory device according to claim 1 , wherein the finite oxygen vacancy reservoir includes a metal or an oxide of the metal, the metal including one or more of tantalum (Ta), titanium (Ti), zirconium (Zr), vanadium (V), tungsten (W), and ruthenium (Ru). 7 . The resistive memory device according to claim 1 , wherein the volume of the finite oxygen vacancy reservoir is based on at least one of the number of the one or more oxygen vacancies in the conductive filament, a diameter of the conductive filament, and an oxygen solubility of the finite oxygen vacancy reservoir. 8 . The resistive memory device according to claim 1 , wherein the finite oxygen vacancy reservoir is locally disposed on a partial region of the variable resistive. 9 . The resistive memory device according to claim 1 , wherein a thickness of the finite oxygen vacancy reservoir is within a range of 3 to 20 times of a thickness of the variable resistive layer. 10 . A resistive memory device comprising: a first electrode electrically coupled with a first wire; a second electrode facing the first electrode and being electrically coupled with a second wire; and a memory cell including a variable resistive layer and being disposed between the first electrode and the second electrode, the variable resistive layer having a conductive bridge that includes metal ions and that connects the first electrode and the second electrode, wherein the first electrode includes a contact electrode electrically coupled with the first wire and an ion storage source disposed on the contact electrode, and the ion storage source has a volume or ionization degree to exchange a limited amount of metal ions required for switching the conductive bridge with the variable resistive layer. 11 . The resistive memory device according to claim 10 , wherein the variable resistive layer includes a solid electrolyte comprising at least one of a chalcogenide and a metal oxide. 12 . The resistive memory device according to claim 10 , wherein the volume of the ion storage source is based on at least one of the number of the metal ions in the conductive bridge, a volume of the conductive bridge, and an ionization degree of the conductive bridge. 13 . The resistive memory device according to claim 10 , wherein the ion storage source includes at least any one of silver (Ag), tellurium (Te), copper (Cu), nickel (Ni), and zinc (Zn). 14 . The resistive memory device according to claim 10 , wherein the ion storage source is locally disposed on a portion of the contact electrode. 15 . The resistive memory device according to claim 14 , wherein the ion storage source has a tip portion. 16 . The resistive memory device according to claim 10 , wherein a thickness of the ion storage source is within a range of 3 to 20 times of a thickness of the variable resistive layer. 17 . A method of fabricating a resistive memory device, comprising: providing a conductive layer, the conductive layer being an electrode; forming a screen mask on the conductive layer, the screen mask having openings that expose portions of a surface of the conductive layer; forming, using a physical vapor deposition, an oxygen vacancy reservoir or an ion storage source on the exposed portions of the conductive layer, the oxygen vacancy reservoir or the ion storage source having a tip portion; removing the screen mask; and forming a variable resistive layer on the oxygen vacancy reservoir or the ion storage source. 18 . A method of fabricating a resistive memory device, comprising: providing a variable resistive layer; forming a screen mask on the variable resistive layer, the screen mask having openings that expose portions of a surface of the variable resistive layer; forming, using a physical vapor deposition, an oxygen vacancy reservoir or an ion storage source having a tip portion on the exposed portions of the variable resistive layer; and removing the screen mask.
composed of a combination of metals and oxides · CPC title
comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs] · CPC title
by vapour deposition · CPC title
Structure including two electrodes, a memory active layer and a so called passive or source or reservoir layer which is NOT an electrode, wherein the passive or source or reservoir layer is a source of ions which migrate afterwards in the memory active layer to be only trapped there, to form conductive filaments there or to react with the material of the memory active layer in redox way · CPC title
Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.