Pixel structure, display device and driving method

US2018182284A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2018182284-A1
Application numberUS-201615501421-A
CountryUS
Kind codeA1
Filing dateApr 26, 2016
Priority dateFeb 4, 2016
Publication dateJun 28, 2018
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A pixel structure is disclosed which includes a first light-emitting device, a second light-emitting device, a common driving unit, a first driving transistor, a second driving transistor, a first switch unit operably coupled between the first driving transistor and the first light-emitting device, and a second switch unit operably coupled between the second driving transistor and the second light-emitting device. The second driving transistor has a channel width-to-length ratio smaller than that of the first driving transistor. The first switch unit and the second switch unit are configured to turn on time-divisionally. Also disclosed are a display device and a method for driving the pixel structure.

First claim

Opening claim text (preview).

1 . A pixel structure comprising: a first light-emitting device; a second light-emitting device having a different driving requirement from the first light-emitting device; a common driving unit; a first driving transistor operably coupled to the common driving unit for driving the first light-emitting device; a second driving transistor operably coupled to the common driving unit for driving the second light-emitting device; a first switch unit operably coupled between the first driving transistor and the first light-emitting device; and a second switch unit operably coupled between the second driving transistor and the second light-emitting device, wherein the second driving transistor has a channel width-to-length ratio smaller than that of the first driving transistor, the channel width-to-length ratio of the second driving transistor being adapted to the driving requirement of the second light-emitting device; and wherein the first switch unit and the second switch unit are configured to turn on time-divisionally. 2 . The pixel structure of claim 1 , wherein the first driving transistor and the second driving transistor are independent from each other. 3 . The pixel structure of claim 1 , wherein the first driving transistor has a first channel region, the second driving transistor has a second channel region, and the first channel region is reused as a part of the second channel region. 4 . The pixel structure of claim 3 , wherein the first driving transistor and the second driving transistor have a common gate electrode and a common first electrode, the first driving transistor has a second electrode, the second driving transistor has a second electrode, the first channel region provides an electrical connection between the common first electrode and the second electrode of the first driving transistor when being conductive, and the second channel region provides an electrical connection between the common first electrode and the second electrode of the second driving transistor when being conductive. 5 . The pixel structure of claim 4 , wherein the first driving transistor and the second driving transistor are of a bottom gate type. 6 . The pixel structure of claim 4 , wherein the first driving transistor and the second driving transistor are of a top gate type. 7 . The pixel structure of claim 6 , wherein the common gate electrode comprises a first part and a second part that are spaced from each other in a length direction of the first channel region and the second channel region, wherein the first part defines an effective length of the first channel region, and wherein the first part together with the second part defines an effective length of the second channel region. 8 . The pixel structure of claim 1 , further comprising: a third light-emitting device having the same driving requirement as the first light-emitting device; and a third switch unit operably coupled between the first driving transistor and the third light-emitting device, wherein the first switch unit, the second switch unit and the third switch unit are configured to turn on time-divisionally. 9 . The pixel structure of claim 8 , wherein the first light-emitting device is a red OLED, the second light-emitting device is a blue OLED, and the third light-emitting device is a green OLED. 10 . A display device comprising the pixel structure as recited in claim 1 . 11 . A method for driving the pixel structure as recited in claim 1 , the method comprising: controlling the first switch unit and the second switch unit to turn on time-divisionally; driving, by the common driving unit and the first driving transistor, the first light-emitting device to emit light when the first switch unit is turned on; and driving, by the common driving unit and the second driving transistor, the second light-emitting device to emit light when the second switch unit is turned on. 12 . The method of claim 11 , wherein the pixel structure further comprises a third light-emitting device having the same driving requirement as the first light-emitting device and a third switch unit operably coupled between the first driving transistor and the third light-emitting device, the method further comprising: controlling the first switch unit, the second switch unit and the third switch unit to turn on time-divisionally; and driving, by the common driving unit and the first driving transistor, the third light-emitting device to emit light when the third switch unit is turned on. 13 . A display device comprising the pixel structure as recited in claim 2 . 14 . A display device comprising the pixel structure as recited in claim 3 . 15 . A display device comprising the pixel structure as recited in claim 4 . 16 . A display device comprising the pixel structure as recited in claim 5 . 17 . A display device comprising the pixel structure as recited in claim 6 . 18 . A display device comprising the pixel structure as recited in claim 7 . 19 . A display device comprising the pixel structure as recited in claim 8 . 20 . A display device comprising the pixel structure as recited in claim 9 .

Assignees

Inventors

Classifications

  • being a dynamic memory with more than one capacitor · CPC title

  • being a dynamic memory without any storage capacitor, i.e. with use of parasitic capacitances as storage elements · CPC title

  • Field-sequential colour display · CPC title

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

  • with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2018182284A1 cover?
A pixel structure is disclosed which includes a first light-emitting device, a second light-emitting device, a common driving unit, a first driving transistor, a second driving transistor, a first switch unit operably coupled between the first driving transistor and the first light-emitting device, and a second switch unit operably coupled between the second driving transistor and the second li…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 28 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).