Detection and compensation of dielectric resonator oscillator frequency drift

US2018102777A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2018102777-A1
Application numberUS-201715707788-A
CountryUS
Kind codeA1
Filing dateSep 18, 2017
Priority dateJan 30, 2014
Publication dateApr 12, 2018
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems and methods are provided for detection and compensation of frequency drifts. Frequency related information may be determined for each of one or more channels in an input signal, and a frequency drift may be determined based on the determined frequency related information of the one or more channels. Frequency related adjustments may be determined based on the frequency drift, and the frequency related adjustments may be applied to different circuits used during one or more of: receiving of the input signal, processing of the input signal, processing of an intermediate signal generated based on the processing of the input signal, and generating of an output signal corresponding to the input signal. Applying the frequency related adjustments may be configured to meet one or more criteria.

First claim

Opening claim text (preview).

1 - 20 . (canceled) 21 . A system comprising: a processing circuit operable to: determine frequency related information for each of one or more channels in an input signal; determine a frequency drift based on said determined frequency related information of said one or more channels in said input signal; determine based on said frequency drift, one or more frequency related adjustments; and apply said one or more frequency related adjustments to different circuits used during one or more of: receiving of said input signal, processing of said input signal, processing of an intermediate signal generated based on said processing of said input signal, and generating of an output signal corresponding to said input signal, wherein said applying of said one or more frequency related adjustments is configured to meet one or more criteria. 22 . The system of claim 21 , wherein said processing circuit is operable to determine said frequency drift based on analysis of an intermediate signal generated during processing of said input signal. 23 . The system of claim 22 , wherein said processing circuit is operable to process said intermediate signal to make it suitable for said analysis. 24 . The system of claim 23 , wherein said processing of said intermediate signal comprises applying signal spectrum estimation and conversion to frequency domain. 25 . The system of claim 21 , wherein said processing circuit is operable to determine for each of said one or more channels in said input signal at least one of an upper edge frequency, a lower edge frequency, and a center frequency. 26 . The system of claim 25 , wherein said processing circuit is operable to determine said frequency related information for each of each of said one or more channels in said input signal based on at least one of said center frequency, said upper edge frequency, and said lower edge frequency. 27 . The system of claim 21 , wherein said frequency related information comprise a frequency offset. 28 . The system of claim 27 , wherein said processing circuit is operable to determine said frequency offset for each of said one or more channels in said input signal. 29 . The system of claim 28 , wherein said processing circuit is operable to determine an overall frequency offset for said input signal based on determined frequency offsets for all of said one or more channels in said input signal. 30 . The system of claim 21 , wherein said one or more criteria comprise synchronizing applying said one or more frequency related adjustments to said different circuits. 31 . A method comprising: determining frequency related information for each of one or more channels in an input signal; determining a frequency drift based on said determined frequency related information of said one or more channels in said input signal; determining, based on said frequency drift, one or more frequency related adjustments; and applying of said one or more frequency related adjustments to one or more of: receiving of said input signal, processing of said input signal, processing of an intermediate signal generated based on said processing of said input signal, and generating of an output signal corresponding to said input signal; wherein said applying of said one or more frequency related adjustments is configured to meet one or more criteria. 32 . The method of claim 31 , comprising determining said frequency drift based on analysis of an intermediate signal generated during said processing of said input signal. 33 . The method of claim 32 , comprising processing said intermediate signal to make it suitable for said analysis. 34 . The method of claim 33 , comprising applying, during said processing of said intermediate signal, signal spectrum estimation and conversion to frequency domain. 35 . The method of claim 31 , comprising determining for each of said one or more channels in said input signal at least one of an upper edge frequency, a lower edge frequency, and a center frequency. 36 . The method of claim 35 , comprising determining said frequency related information for each of each of said one or more channels in said input signal based on at least one of said center frequency, said upper edge frequency, and said lower edge frequency. 37 . The method of claim 31 , wherein said frequency related information comprise a frequency offset. 38 . The method of claim 36 , comprising determining said frequency offset for each of said one or more channels in said input signal. 39 . The method of claim 37 , comprising determining an overall frequency offset for said input signal based on said determined frequency offsets for all of said one or more channels in said input signal. 40 . The method of claim 31 , wherein said one or more frequency related adjustments comprise at least one adjustment relating to optimizing capturing at least one of said one or more channels, for inclusion in said output signal. 41 . The method of claim 31 , wherein said one or more criteria comprise synchronizing applying said one or more frequency related adjustments.

Assignees

Inventors

Classifications

  • H03L7/00Primary

    Automatic control of frequency or phase; Synchronisation · CPC title

  • the frequency-determining element being a dielectric resonator · CPC title

  • H03L1/00Primary

    Stabilisation of generator output against variations of physical values, e.g. power supply · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2018102777A1 cover?
Systems and methods are provided for detection and compensation of frequency drifts. Frequency related information may be determined for each of one or more channels in an input signal, and a frequency drift may be determined based on the determined frequency related information of the one or more channels. Frequency related adjustments may be determined based on the frequency drift, and the fr…
Who is the assignee on this patent?
Maxlinear Inc
What technology area does this patent fall under?
Primary CPC classification H03L7/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Apr 12 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).