Light-emitting device, module, and electronic device
US-2015380673-A1 · Dec 31, 2015 · US
US2018013079A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2018013079-A1 |
| Application number | US-201615544727-A |
| Country | US |
| Kind code | A1 |
| Filing date | Mar 9, 2016 |
| Priority date | Apr 24, 2015 |
| Publication date | Jan 11, 2018 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure provides a display substrate, comprising: a bending resistant region; the region comprises a base and a metal wire layer, wherein the metal wire layer is directly formed on the base, or the region further comprises an organic buffer layer located between the base and the metal wire layer, and the metal wire layer is directly formed on the organic buffer layer. The present disclosure provides a method for manufacturing the display substrate above-described. The present disclosure further provides a display device, comprising the display substrate above-described. The present disclosure further provides a method for manufacturing the display device, comprising the method for manufacturing the display substrate above-described. The present disclosure forms a bending resistant structure in a predetermined bending resistant region on the bezel portions of the display substrate, which can enhance the bend resistance thereof and improve the quality of the flexible display.
Opening claim text (preview).
1 . A display substrate, comprising a base and a metal wire layer on the base, wherein the display substrate comprises a first region, the base has a first base portion in the first region, and the metal wire layer has a first metal wire layer portion in the first region, and wherein, the first metal wire layer portion is directly formed on the first base portion, or, an organic buffer layer is formed between the first base portion and the first metal wire layer portion, and the first metal wire layer portion is directly formed on the organic buffer layer. 2 . The display substrate according to claim 1 , further comprising a second region adjacent to the first region, wherein the base has a second base portion in the second region, the metal wire layer has a second metal wire layer portion in the second region, and wherein, an inorganic insulating layer is further provided on the second base portion, and the second metal wire layer portion is formed on the inorganic insulating layer. 3 . The display substrate according to claim 1 , wherein, the display substrate further comprises a display region, and the first region is located in bezel regions on both sides of the display region. 4 . The display substrate according to claim 2 , wherein, the inorganic insulating layer comprises an inorganic buffer layer and a gate insulating layer, the metal wire layer is a gate metal layer, and an interlayer insulating layer, a passivation layer, a planarization layer, a pixel defining layer and a packaging layer are sequentially formed on the gate metal layer. 5 . The display substrate according to claim 4 , wherein, the interlayer insulating layer and the passivation layer are discontinuous such that the interlayer insulating layer and the passivation layer are not provided on the first metal wire layer portion. 6 . The display substrate according to claim 2 , wherein, the inorganic insulating layer comprises an inorganic buffer layer, a gate insulating layer and an interlayer insulating layer, the metal wire layer is a source/drain metal layer, and a passivation layer, a planarization layer, a pixel defining layer, and a packaging layer are sequentially formed on the source/drain metal layer. 7 . The display substrate according to claim 6 , wherein, the passivation layer is discontinuous such that no passivation layer is present on the first metal wire layer portion. 8 . The display substrate according to claim 1 , wherein, the first metal wire layer portion is directly formed on the first base portion and a thickness of the first metal wire layer portion is greater than or equal to a thickness of the second metal wire layer portion such that the upper surface of the metal wire layer is flat. 9 . The display substrate according to claim 1 , wherein, the base comprises at least one of polyimide, polycarbonate, polyacrylate, polyetherimide, polyethersulfone, polyethylene terephthalate and polyethylene naphthalate. 10 . The display substrate according to claim 4 or 6 , wherein, the packaging layer is formed by alternately depositing a plurality of inorganic layers and organic layers. 11 . A method for manufacturing a display substrate, comprising: providing a base; forming a metal wire layer on the base, such that: a first metal wire layer portion of the metal wire layer is directly formed on a first base portion of the base, or, an organic buffer layer is provided between a first metal wire layer portion of the metal wire layer and a first base portion of the base, and the first metal wire layer portion is directly provided on the organic buffer layer. 12 . The method according to claim 11 , wherein, the base further has a second base portion, the method further comprising: providing an inorganic insulating layer only on the second base portion such that the inorganic insulating layer is provided between the second base portion of the base and the second metal wire layer portion of the metal wire layer. 13 . The method according to claim 11 , wherein, the base further has a second base portion, the method further comprising: forming an inorganic insulating layer on the first base portion and the second base portion; removing the inorganic insulating layer on the first base portion. 14 . The method according to claim 12 , wherein, the inorganic insulating layer comprises an inorganic buffer layer and a gate insulating layer, the metal wire layer being a gate metal layer, the method further comprising: sequentially forming an interlayer insulating layer, a passivation layer, a planarization layer, a pixel defining layer and a packaging layer on the gate metal layer. 15 . The method according to claim 14 , wherein, the interlayer insulating layer and the passivation layer are discontinuous such that the interlayer insulating layer and the passivation layer are not provided on the first metal wire layer portion. 16 . The method according to claim 12 , wherein, the inorganic insulating layer comprises an inorganic buffer layer, a gate insulating layer and an interlayer insulating layer, the metal wire layer being a source/drain metal layer, the method further comprising: sequentially forming a passivation layer, a planarization layer, a pixel defining layer and a packaging layer on the source/drain metal layer. 17 . The method according to claim 16 , wherein, the passivation layer is discontinuous such that no passivation layer is present on the first metal wire layer portion. 18 . The method according to claim 14 or 16 , wherein, forming the packaging layer comprises: alternately depositing a plurality of inorganic layers and organic layers to form the packaging layer. 19 . A display device comprising the display substrate according to claim 1 . 20 . A method for manufacturing a display device, comprising a method for manufacturing a display substrate according to claim 11 .
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.