Combined patch and design-based defect detection

US2017345142A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017345142-A1
Application numberUS-201615356799-A
CountryUS
Kind codeA1
Filing dateNov 21, 2016
Priority dateMay 25, 2016
Publication dateNov 30, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Defect detection is performed by comparing a test image and a reference image with a rendered design image, which may be generated from a design file. This may occur because a comparison of the test image and another reference image was inconclusive due to noise. The results of the two comparisons with the rendered design image can indicate whether a defect is present in the test image.

First claim

Opening claim text (preview).

What is claimed is: 1 . A system comprising: a review tool, wherein the review tool includes: a stage configured to hold a wafer; and an image generation system configured to generate a test image of the wafer; and a controller in electronic communication with the review tool, wherein the controller is configured to: compare the test image and a first reference image; determine that a defect is present in the test image based on comparing the test image and the first reference image; compare the first reference image to a rendered design image to generate a first value; compare the test image to the rendered design image to generate a second value; and determine a result corresponding to whether the second value is greater than the first value. 2 . The system of claim 1 , wherein the controller includes a processor, an electronic data storage unit in electronic communication with the processor, and a communication port in electronic communication with the processor and the electronic data storage unit, and wherein the electronic data storage unit includes the first reference image. 3 . The system of claim 1 , wherein the review tool is a scanning electron microscope. 4 . The system of claim 1 , wherein the image generation system is configured to use at least one of an electron beam, a broad band plasma, or a laser to generate the image of the wafer. 5 . The system of claim 1 , wherein the result is that the first value is greater than or equal to the second value, and wherein the controller is further configured to report that no defect is present in the test image. 6 . The system of claim 1 , wherein the result is that the second value is greater than the first value, and wherein the controller is further configured to compare the second value to a threshold. 7 . The system of claim 6 , wherein the second value exceeds the threshold, and wherein the controller is configured to report that a defect is present in the test image. 8 . The system of claim 6 , wherein the second value is less than the threshold, and wherein the controller is configured to report that no defect is present in the test image. 9 . The system of claim 1 , wherein the rendered design is based on a design file. 10 . The system of claim 1 , wherein comparing the test image and the first reference image includes subtracting the first reference image from the test image. 11 . The system of claim 1 , wherein comparing the first reference image and the rendered design image includes subtracting the rendered design image from the first reference image, and wherein comparing the test image to the rendered design image includes subtracting the rendered design image from the test image. 12 . A method comprising: comparing, using a controller, a test image and a first reference image of a wafer; determining, using the controller, that a defect is present in the test image based on comparing the test image and the first reference image; comparing, using the controller, the first reference image to a rendered design image to generate a first value; comparing, using the controller, the test image to the rendered design image to generate a second value; and determining, using the controller, a result, wherein the result corresponds to whether the second value is greater than the first value. 13 . The method of claim 12 , further comprising: comparing the test image and a second reference image prior to comparing the test image to the rendered design, wherein the second reference image has more noise than the first reference image; and determining, using the controller, that no defect is present in the test image based on comparing the test image and the second reference image. 14 . The method of claim 12 , wherein the result is that the first value is greater than or equal to the second value, and further comprising reporting, using the controller, that no defect is present in the test image. 15 . The method of claim 12 , wherein the result is that the second value is greater than the first value, and further comprising comparing, using the controller, the second value to a threshold. 16 . The method of claim 15 , wherein the second value exceeds the threshold, and further comprising reporting, using the controller, that a defect is present in the test image. 17 . The method of claim 15 , wherein the second value is less than the threshold, and further comprising reporting, using the controller, that no defect is present in the test image. 18 . The method of claim 12 , wherein the rendered design is based on a design file. 19 . The method of claim 12 , wherein comparing the test image and the first reference image includes subtracting the first reference image from the test image, wherein comparing the first reference image and the rendered design image includes subtracting the rendered design image from the first reference image, and wherein comparing the test image to the rendered design image includes subtracting the rendered design image from the test image. 20 . The method of claim 12 , further comprising: loading the wafer onto a stage of a review tool; and imaging the wafer on the stage of the review tool.

Assignees

Inventors

Classifications

  • G06T7/001Primary

    using an image reference approach · CPC title

  • G06T7/0006Primary

    using a design-rule based approach · CPC title

  • Comparing pixel values or logical combinations thereof, or feature values having positional relevance, e.g. template matching · CPC title

  • from scanning electron microscope · CPC title

  • Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017345142A1 cover?
Defect detection is performed by comparing a test image and a reference image with a rendered design image, which may be generated from a design file. This may occur because a comparison of the test image and another reference image was inconclusive due to noise. The results of the two comparisons with the rendered design image can indicate whether a defect is present in the test image.
Who is the assignee on this patent?
Kla Tencor Corp
What technology area does this patent fall under?
Primary CPC classification G06T7/001. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Nov 30 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).