Display device including thin film transistor array panel and manufacturing method thereof

US2017200747A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017200747-A1
Application numberUS-201615392888-A
CountryUS
Kind codeA1
Filing dateDec 28, 2016
Priority dateJan 11, 2016
Publication dateJul 13, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A TFT array panel of a display device includes a first substrate, a first electrode disposed on the first substrate, a first insulating layer including a first hole, the first insulating layer disposed on the first electrode, a second insulating layer disposed on the first insulating layer and including a second hole corresponding to the first hole, and a capping layer including a first inner portion, the capping layer disposed on an inner lateral surface forming the second hole, where an end portion of the first inner portion disposed in the second hole is separated from the first electrode.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display device including a TFT array panel, comprising: a first substrate; a first electrode disposed on the first substrate; a first insulating layer including a first hole, the first insulating layer disposed on the first electrode; a second insulating layer disposed on the first insulating layer and including a second hole corresponding to the first hole; and a capping layer including a first inner portion, the capping layer disposed on an inner lateral surface forming the second hole, wherein an end portion of the first inner portion disposed in the second hole is separated from the first electrode. 2 . The display device of claim 1 , wherein: a planar size of the second hole is greater than a planar size of the first hole. 3 . The display device of claim 2 , wherein: the capping layer comprises an upper portion which is disposed on an upper surface of the second insulating layer and connected with the first inner portion. 4 . The display device of claim 3 , further comprising: a conductor disposed on the capping layer and connected with the first electrode through the first hole and the second hole. 5 . The display device of claim 4 , wherein: the upper portion comprises at least a portion overlapping the conductor and a portion not overlapping the conductor. 6 . The display device of claim 5 , further comprising: a third insulating layer disposed between the first insulating layer and the second insulating layer, and including a third hole corresponding to the first hole and the second hole; and a second electrode disposed between the first insulating layer and the third insulating layer, wherein the third insulating layer further includes a fourth hole disposed on the second electrode, wherein the second insulating layer further includes a fifth hole corresponding to the fourth hole, and wherein the capping layer further includes a second inner portion on an inner lateral surface forming the fifth hole. 7 . The display device of claim 5 , wherein: the capping layer includes a cutout disposed on an upper surface of the second insulating layer. 8 . The display device of claim 1 , wherein: a thickness of the first inner portion disposed in the second hole is not uniform. 9 . The display device of claim 8 , wherein: the inner lateral surface of the second insulating layer forming the second hole includes a first surface on which the first inner portion is disposed and a second surface facing the first surface, and wherein the capping layer is not disposed on the second surface. 10 . The display device of claim 8 , wherein: a thickness of the first inner portion is thinner closer to the first substrate. 11 . The display device of claim 9 , wherein: the capping layer further comprises an upper portion disposed on an upper surface of the second insulating layer, and connected with the first inner portion. 12 . The display device of claim 11 , further comprising: a conductor disposed on the capping layer and connected with the first electrode through the first hole, wherein the conductor covers an upper surface of the upper portion. 13 . The display device of claim 1 , wherein: the capping layer is not disposed on an inner lateral surface of the first insulating layer forming the first hole. 14 . A manufacturing method for a display device of a TFT array panel, the method comprising: forming a first electrode on a first substrate; forming a first insulating layer on the first electrode; forming a second insulating layer on the first insulating layer; forming a first hole in the second insulating layer; forming a capping layer on the second insulating layer; removing a portion of the capping layer disposed in the first hole; and forming a second hole corresponding to the first hole by removing the first insulating layer corresponding to the removed portion of the capping layer in the first hole. 15 . The method of claim 14 , wherein: a photomask used for forming the first hole and a photomask used for removing the portion of the capping layer disposed in the first hole are the same. 16 . The method of claim 14 , wherein: a photomask used when removing the portion of the capping layer disposed in the first hole comprises three regions with different transmittances from each other, and wherein when removing of the portion of the capping layer disposed in the first hole, a cutout exposing an upper surface of the second insulating layer is formed. 17 . The method of claim 14 , wherein: a thickness of the capping layer formed on the inner lateral surface of the second insulating layer forming the first hole is not uniform. 18 . The method of claim 17 , wherein: the inner lateral surface of the second insulating layer forming the second hole includes a portion on which the capping layer is not formed. 19 . The method of claim 18 , wherein: a thickness of the capping layer formed on the inner lateral surface of the second insulating layer is thinner closer to the first substrate. 20 . The method of claim 14 , further comprising: forming a conductor connected with the first electrode through the first hole and the second hole. 21 . The method of claim 20 , wherein: a portion of the capping layer is removed such that an upper surface of the second insulating layer is exposed.

Assignees

Inventors

Classifications

  • Devices for pressing such points, e.g. Shiatsu {or Acupressure}(Massage or pressure on general areas A61H9/00 - A61H23/00) · CPC title

  • with hydraulic or pneumatic drive {(hydraulic or Pneumatic massages, A61H9/00; underwater massages, A61H33/00)} · CPC title

  • B05B1/18Primary

    Roses; Shower heads · CPC title

  • driven by a human being, e.g. hand driven · CPC title

  • with oscillating elements; with intermittent operation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017200747A1 cover?
A TFT array panel of a display device includes a first substrate, a first electrode disposed on the first substrate, a first insulating layer including a first hole, the first insulating layer disposed on the first electrode, a second insulating layer disposed on the first insulating layer and including a second hole corresponding to the first hole, and a capping layer including a first inner p…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification B05B1/18. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Thu Jul 13 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).