Shift register and driving method thereof, gate electrode driving circuit, and display device

Patent metadata

Field	Value
Publication number	US-2017193946-A1
Application number	US-201615205239-A
Country	US
Kind code	A1
Filing date	Jul 8, 2016
Priority date	Jan 5, 2016
Publication date	Jul 6, 2017
Grant date	—

Abstract

A shift register comprises an input unit, an output unit, a scan direction selecting unit and a data latching unit. The scan direction selecting unit is connected to a forward-scan signal input terminal, a backward-scan signal input terminal, a positive input terminal, an inverse input terminal and the data latching unit. The input unit is connected to a first clock signal input terminal, the forward-scan signal input terminal, the backward-scan signal input terminal, a low-level signal input terminal and the data latching unit. The data latching unit is connected to a reset signal input terminal, the input unit, the output unit, the scan direction selecting unit, and a high-level signal input terminal. The output unit is connected to a second clock signal input terminal, the data latching unit, the low-level signal input terminal, the high-level signal input terminal, the reset signal input terminal, and a signal output terminal.

First claim

1 . A shift register, comprising an input unit, an output unit, a scan direction selecting unit and a data latching unit, wherein
the scan direction selecting unit is connected to a forward-scan signal input terminal, a backward-scan signal input terminal, a positive input terminal, an inverse input terminal and the data latching unit, and is configured to transfer a signal input from the forward-scan signal input terminal or the backward-scan signal input terminal to the data latching unit according to signals input from the positive input terminal and the inverse input terminal, so as to achieve a forward scan or a backward scan; the input unit is connected to a first clock signal input terminal, the forward-scan signal input terminal, the backward-scan signal input terminal, a low-level signal input terminal and the data latching unit, and is configured to control a signal written into the data latching unit according to a signal input from the first clock signal input terminal and the signal input from one of the forward-scan signal input terminal and the backward-scan signal input terminal; the data latching unit is connected to a reset signal input terminal, the input unit, the output unit, the scan direction selecting unit, and a high-level signal input terminal, and is configured to latch a signal output by the scan direction selecting unit according to a signal output by the input unit; the output unit is connected to a second clock signal input terminal, the data latching unit, the low-level signal input terminal, the high-level signal input terminal, the reset signal input terminal, and a signal output terminal, and is configured to output the signal latched by the data latching unit via the signal output terminal according to signals input from the second clock signal input terminal and the reset signal input terminal.

2 . The shift register of claim 1 , wherein
the data latching unit comprises a first transistor, a second transistor, a third transistor, a first inverter, a second inverter, a third inverter and a fourth inverter, wherein the first transistor is an N-type transistor, and the second and third transistors are P-type transistors; a first electrode of the first transistor is connected to the scan direction selecting unit, a second electrode of the first transistor is connected to a first electrode of the second transistor and an input of the second inverter, and a control electrode of the first transistor is connected to an input of the first inverter and the input unit; the first electrode of the second transistor is connected to the input of the second inverter, a second electrode of the second transistor is connected to an output of the third inverter, and a control electrode of the second transistor is connected to an output of the first inverter; a first electrode of the third transistor is connected to the high-level signal input terminal, a second electrode of the third transistor is connected to an input of the third inverter and an input of the fourth inverter, and a control electrode of the third transistor is connected to the reset signal input terminal; an output of the second inverter is connected to the input of the third inverter and the input of the fourth inverter; and an output of the fourth inverter is connected to the output unit.

3 . The shift register of claim 1 , wherein
the scan direction selecting unit comprises a first transfer gate and a second transfer gate; an input of the first transfer gate is connected to the forward-scan signal input terminal, an output of the first transfer gate is connected to the data latching unit and an output of the second transfer gate, a first control end of the first transfer gate is connected to the inverse input terminal, and a second control end of the first transfer gate is connected to the positive input terminal; and an input of the second transfer gate is connected to the backward-scan signal input terminal, the output of the second transfer gate is connected to the data latching unit, a first control end of the second transfer gate is connected to the positive input terminal, and a second control end of the second transfer gate is connected to the inverse input terminal.

4 . The shift register of claim 1 , wherein
the input unit comprises a fourth transistor, a fifth inverter, a third transfer gate, and a NOR gate, wherein the fourth transistor is an N-type transistor; a first electrode of the fourth transistor is connected to the low-level signal input terminal, a second electrode of the fourth transistor is connected to an output of the third transfer gate and the data latching unit, and a control electrode of the fourth transistor is connected to an output of the NOR gate; an input of the fifth inverter is connected to the output of the NOR gate, and an output of the fifth inverter is connected to a second control end of the third transfer gate; an input of the third transfer gate is connected to the first clock signal input terminal, a first control end of the third transfer gate is connected to the output of the NOR gate, and the output of the third transfer gate is connected to the data latching unit; and a first input of the NOR gate is connected to the forward-scan signal input terminal, and a second input of the NOR gate is connected to the backward-scan signal input terminal.

5 . The shift register of claim 1 , wherein
the output unit comprises a fifth transistor, a sixth transistor, a seventh transistor, a sixth inverter, a seventh inverter, a eighth inverter, and a fourth transfer gate, wherein the fifth transistor is a P-type transistor, and the sixth and seventh transistors are N-type transistor; a first electrode of the fifth transistor is connected to the high-level signal input terminal, a second electrode of the fifth transistor is connected to a second electrode of the sixth transistor and an input of the seventh inverter, and a control electrode of the fifth transistor is connected to a control electrode of the sixth transistor and the reset signal input terminal; a first electrode of the sixth transistor is connected to a second electrode of the seventh transistor, the second electrode of the sixth transistor is connected to the input of the seventh inverter, and the control electrode of the sixth transistor is connected to the reset signal input terminal; a first electrode of the seventh transistor is connected to the low-level signal input terminal, the second electrode of the seventh transistor is connected to the first electrode of the sixth transistor, and a control electrode of the seventh transistor is connected to an output of the sixth inverter and a first control end of the fourth transfer gate; an input of the sixth inverter is connected to the data latching unit, and the output of the sixth inverter is connected to the first control end of the fourth transfer gate; the input of the seventh inverter is connected to an output of the fourth transfer gate, an output of the seventh inverter is connected to an input of the eighth inverter, and an output of the eighth inverter is connected to the signal output terminal; and an input of the fourth transfer gate is connected to the second clock signal input terminal, the output of the fourth transfer gate is connected to the input of the seventh inverter, the first control end of the fourth transfer gate is connected to the output of the sixth inverter, and a second control end of the fourth transfer gate is connected to the data latching unit.

6 . A driving method of a shift register, the driving method comprising:
an initializing stage in which an input unit pulls low an output of a data latching unit according to signals input from a forward-scan signal input terminal, a backward-scan signal input, and a first clock

Assignees

• Boe Technology Group Co Ltd
• Ordos Yuansheng Optoelectronics Co Ltd

Inventors

• Huang Fei

Classifications

• G09G2310/0291

  Details of output amplifiers or buffers arranged for use in a driving circuit · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title

• G09G3/3677 Primary

  suitable for active matrices only · CPC title

• G11C19/28

  using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title

• G09G2310/08

  Details of timing specific for flat panels, other than clock recovery · CPC title