Testing System for Traveling Wave Fault Detectors

US2017102444A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017102444-A1
Application numberUS-201615293171-A
CountryUS
Kind codeA1
Filing dateOct 13, 2016
Priority dateOct 13, 2015
Publication dateApr 13, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A testing apparatus for imposing a traveling wave signal on an electric system signal for testing a fault detector is disclosed herein. The fault detector may be configured to simulate a fault at a particular location by controlling the timing of the traveling wave signal. The testing apparatus may be configured to impose multiple traveling wave signals to test the accuracy of the fault location determined by the fault detector. The testing apparatus may be configured to determine the calculation accuracy of the fault detector. The testing apparatus may impose a traveling wave signal on a signal simulating an electrical signal on an electric power delivery system. The testing apparatus may be used to test capabilities of a fault detector of detecting a fault using traveling waves or incremental quantities.

First claim

Opening claim text (preview).

What is claimed is: 1 . A traveling wave test system configured to test a first high-speed electrical power system fault detector and a second high-speed electrical power system fault detector, comprising: a stimulus generator configured to generate a representation of a signal in an electric power system; a traveling wave test system configured to generate a plurality of representations of the traveling wave generated by a simulated fault to be imposed on the signal, the traveling wave test system comprising: an input configured to receive a signal to control a time at which the plurality of representations of the traveling wave is imposed on the signal; an output controller configured to control the imposition of the representations of the plurality of representations of the traveling wave on the signal based on the input; a coupler configured to impose the plurality of representations of the traveling waves on the signal; and a polarity module configured to control a polarity of the plurality of representations of the traveling wave. 2 . The traveling wave test system of claim 1 , wherein the traveling wave test system is further configured to impose a delay between each of the plurality of representations of the traveling wave. 3 . The traveling wave test system of claim 2 , wherein the delay between each of the plurality of representations is determined based on a simulated fault location. 4 . The traveling wave test system of claim 1 , further comprising a user interface module in communication with the input, the user interface module configured to receive instructions from a user regarding the time at which the plurality of representations of the traveling wave is imposed on the signal. 5 . The traveling wave test system of claim 1 , wherein the plurality of representations of the traveling wave comprise at least one reflection of an initial wave front. 6 . The traveling wave test system of claim 1 , further comprising: a voltage output configured to provide a first subset of the plurality of representations of the traveling wave to a voltage input of the fault detector; and a current output configured to provide a second subset of the plurality of representations of the traveling wave to a current input of the fault detector. 7 . An apparatus configured to test at least one high-speed electrical power system fault detector, the apparatus comprising: a stimulus generator configured to generate a representation of a signal in an electric power system; a traveling wave test system configured to generate a representation of a traveling wave to be imposed on the signal; and an output controller in communication with the stimulus generator and the traveling wave test system and configured to cause the stimulus generator to provide the signal and the representation of the traveling wave to the at least one fault detector. 8 . The apparatus of claim 7 , wherein the representation of the traveling wave comprises an initial wave front, and the traveling wave test system is further configured to generate a representation of a reflection of the traveling wave after a delay. 9 . The apparatus of claim 8 , wherein the delay is determined based on a simulated fault location. 10 . The apparatus of claim 7 , wherein the traveling wave test system further comprises an injection capacitor configured to be selectively discharged to create the representation of the traveling wave. 11 . The apparatus of claim 10 , wherein the traveling wave test system further comprises an electrical source configured to charge a reservoir capacitor, and wherein the reservoir capacitor is configured to selectively change the injection capacitor through a charge resistor. 12 . The apparatus of claim 7 , further comprising a polarity module configured to determine a polarity of the representation of the traveling wave. 13 . The apparatus of claim 7 , wherein the traveling wave test system further comprises an amplifier configured to create the representation of the traveling wave. 14 . The apparatus of claim 7 , wherein the output controller further comprises an input configured to receive a signal to control a time at which the representation of the traveling wave is imposed on the alternating signal. 15 . The apparatus of claim 14 , wherein the input comprises a transistor-transistor logic input. 16 . The apparatus of claim 14 , wherein the input comprises a time input. 17 . The apparatus of claim 14 , wherein the input is configured to connect to the at least one high-speed electrical power system fault detector. 18 . The apparatus of claim 7 , wherein the apparatus is configured to provide a plurality of representations of the traveling wave to a first high-speed electric fault detector and a second high-speed electric fault detector. 19 . The apparatus of claim 18 , wherein the traveling wave test system is further configured to generate the plurality of representations of the traveling wave, each of the plurality of representations separated by a delay, and the traveling wave test system is further configured to determine the delay between each of the plurality of representations of the traveling wave based on a simulated fault location. 20 . The apparatus of claim 7 , further comprising a user interface module in communication with the output controller, the user interface module configured to receive instructions from a user to impose the representation of the traveling wave on the signal.

Assignees

Inventors

Classifications

  • using pulse reflection methods · CPC title

  • Apparatus, systems or circuits therefor (G01R31/3275 takes precedence) · CPC title

  • G01R35/00Primary

    Testing or calibrating of apparatus covered by the other groups of this subclass · CPC title

  • G01R31/086Primary

    in power transmission or distribution networks, i.e. with interconnected conductors · CPC title

  • making use of travelling wave theory · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017102444A1 cover?
A testing apparatus for imposing a traveling wave signal on an electric system signal for testing a fault detector is disclosed herein. The fault detector may be configured to simulate a fault at a particular location by controlling the timing of the traveling wave signal. The testing apparatus may be configured to impose multiple traveling wave signals to test the accuracy of the fault locatio…
Who is the assignee on this patent?
Schweitzer Engineering Lab Inc
What technology area does this patent fall under?
Primary CPC classification G01R35/00. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Apr 13 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).