Printed logic gate

US2016380634A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016380634-A1
Application numberUS-201615190540-A
CountryUS
Kind codeA1
Filing dateJun 23, 2016
Priority dateJun 24, 2015
Publication dateDec 29, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An additively manufactured apparatus having a gas filled sealed cavity containing at least two additively manufactured cathodes and an additively manufactured anode spaced from the cathodes such that a continuous electric discharge of the gas stimulated between at least one of the cathodes and the anode provides a Boolean function output at the anode corresponding to electrical input signals at two of the cathodes.

First claim

Opening claim text (preview).

1 . A apparatus manufactured using an additive manufacturing process and having a gas filled sealed cavity containing at least two cathodes and an anode spaced from the cathodes such that a continuous electric discharge of the gas stimulated between at least one of the cathodes and the anode provides a Boolean function output at the anode corresponding to electrical input signals at two of the cathodes, wherein the cathodes and the anode are additively manufactured with the apparatus. 2 . The apparatus of claim 1 further comprising an additively manufactured stabilising resistor as a resistive material electrically coupled to the anode to stabilise the continuous electric discharge. 3 . The apparatus of claim 1 wherein the continuous electric discharge of the gas occurs as an electric arc. 4 . The apparatus of claim 1 wherein the cavity contains two cathodes such that the Boolean function is an OR function. 5 . The apparatus of claim 1 wherein the anode is an output anode and the at least two cathodes include: a control cathode spaced opposing the output anode; and a first and second input cathodes to receive the input signals via additively manufactured electrical signal paths, the apparatus further comprising at least two drain anodes each spaced opposing a respective one of the input cathodes, wherein a potential difference between the control cathode and output anode stimulates the continuous electric discharge allowing current to flow therebetween, wherein a potential difference between one of the input cathodes and a respective drain anode is insufficient to deflect the continuous electric discharge allowing current to flow via the output anode, and wherein a potential difference between both of the input cathodes and the respective drain anodes is sufficient to deflect the continuous electric discharge preventing current flowing via the output anode, such that the Boolean function output at the anode corresponds to a logical NAND operation on the input signals at the input cathodes. 6 . The apparatus of claim 5 wherein an axis through the control cathode and the output anode is substantially perpendicular to an axis between the first input cathode and respective drain cathode and also perpendicular to an axis between the second input cathode and respective drain anode. 7 . The apparatus of claim 1 wherein the apparatus further comprises an additively manufactured circuit. 8 . A 3D printed article comprising one or more of the apparatus of claim 4 as NAND gates within the fabric of the article wherein the NAND gates are arranged to form any number of one or more of: OR, NOT, AND, NOR and XOR logic gates. 9 . A method of manufacturing an article with integral logic gate electronic component comprising: using an additive manufacturing process to: a) form an electrically non-conductive substrate; b) form an electrically non-conductive perforated layer having a cavity; c) form electrically conductive anode and cathode elements spaced in the cavity including at least two cathodes; d) deposit an electrically conductive connection to each of the elements sufficient to imparting an electrical potential difference between the elements; e) form an electrically non-conductive sealing layer atop the perforated layer so as to retain and seal the cavity in the perforated layer, wherein the cavity contains gas and wherein the electrical potential difference is sufficient to stimulate a continuous electric discharge of the gas between at least one of the cathodes and the anode to provide a Boolean function output at the anode corresponding to electrical input signals at two of the cathodes. 10 . The method of claim 9 wherein forming one or more of: the substrate; perforated layer; and sealing layer includes forming a channel providing fluid communication between the cavity and a fluid port of the article, wherein the fluid port via which the gas can be inserted into the cavity. 11 . The method of claim 9 wherein the additive manufacturing process takes place within a sealed atmosphere constituted substantially of an inert gas so as to encase the inert gas in the cavity on formation of the sealing layer. 12 . The method of any of claims 9 to 11 claim 9 wherein the anode is positioned at a side of the cavity opposing a side at which the cathodes are positioned such that the logic gate constitutes a Boolean OR function of the electrical input signals. 13 . The method of claim 9 wherein the anode is an output anode and the at least two cathodes include: a control cathode formed spaced opposing the output anode; and a first and second input cathodes formed to receive the input signals via additively manufactured electrical signal paths, the method further comprising forming at least two drain anodes each spaced opposing a respective one of the input cathodes, wherein a potential difference between the control cathode and output anode stimulates the continuous electric discharge allowing current to flow therebetween, wherein a potential difference between one of the input cathodes and a respective drain anode is insufficient to deflect the continuous electric discharge allowing current to flow via the output anode, and wherein a potential difference between both of the input cathodes and the respective drain anodes is sufficient to deflect the continuous electric discharge preventing current flowing via the output anode, such that the Boolean function output at the anode corresponds to a logical NAND operation on the input signals at the input cathodes. 14 . The method of claim 9 wherein the additive manufacturing process includes one or both of an extrusion deposition process and a granular material binding process. 15 . The method of claim 9 wherein at least one of the: electrically non-conductive substrate; perforated layer; and sealing layer are formed in ceramic. 16 . The method of claim 9 wherein at least one of the anode and the cathodes are formed from a gallium alloy. 17 . An article with integral logic gate electronic component manufactured by the process of claim 9 . 18 . An additive manufacturing apparatus for manufacturing an article with integral active electronic component, the apparatus comprising: a computer system; a first additive manufacturing component adapted to form electrically non-conductive three dimensional structures; a second additive manufacturing component adapted to form electrically conductive three dimensional structures; wherein the first and second additive manufacturing components are operable under control of the computer system, the computer system being adapted to control the components to: a) form an electrically non-conductive substrate; b) form an electrically non-conductive perforated layer having a cavity; c) form electrically conductive anode and cathode elements spaced in the cavity including at least two cathodes; d) deposit a conductive electrical connection to each of the elements sufficient to imparting an electrical potential difference between the elements; e) form an electrically non-conductive sealing layer atop the perforated layer so as to retain and seal the cavity in the perforated layer, wherein the cavity contains gas and wherein the electrical potential difference is sufficient to stimulate a continuous electric discharge of the gas between at least one of the cathodes and the anode to provide a Boolean function output at the anode corresponding to electrical input signals at two of the cathodes. 19 . A computer system for c

Assignees

Inventors

Classifications

  • Products made by additive manufacturing · CPC title

  • Data acquisition or data processing · CPC title

  • by photopolymerisation, e.g. stereolithography [SLA] or digital light processing [DLP] · CPC title

  • of the atmosphere, e.g. composition or pressure in a building chamber · CPC title

  • Powder bed fusion, e.g. selective laser melting [SLM] or electron beam melting [EBM] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016380634A1 cover?
An additively manufactured apparatus having a gas filled sealed cavity containing at least two additively manufactured cathodes and an additively manufactured anode spaced from the cathodes such that a continuous electric discharge of the gas stimulated between at least one of the cathodes and the anode provides a Boolean function output at the anode corresponding to electrical input signals at…
Who is the assignee on this patent?
British Telecomm
What technology area does this patent fall under?
Primary CPC classification G05B19/0423. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Dec 29 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).