Interconnect layer and method for manufacturing the same
US-2024420994-A1 · Dec 19, 2024 · US
US2016379872A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016379872-A1 |
| Application number | US-201514752210-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jun 26, 2015 |
| Priority date | Jun 26, 2015 |
| Publication date | Dec 29, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method can include forming a contact trench in a semiconductor structure so that the contact trench extends to a contact formation, the forming including using a hardmask layer, and filling the contact trench with a sacrificial material layer, the sacrificial material layer formed over the contact formation. A semiconductor structure can include a sacrificial material layer over a contact formation.
Opening claim text (preview).
1 . A method comprising: forming a contact trench in a semiconductor structure so that the contact trench extends to a contact formation, the contact formation comprising a conductive material in contact with one of a separate source and drain, the forming including using a hardmask layer; filling the contact trench with a sacrificial material layer, the sacrificial material layer formed over the contact formation; removing the hardmask layer; removing the sacrificial material layer from the trench to expose the contact formation without exposing the one of a source and drain; and wherein the sacrificial material is provided by a carbon based material, and wherein the removing the sacrificial material layer includes using a plasma etch process. 2 . The method of claim 1 , wherein the filling the contact trench includes initially overfilling the contact trench with the sacrificial material layer and then recessing the sacrificial material layer. 3 . (canceled) 4 . The method of claim 1 , wherein the sacrificial material layer is provided by an oxide, and wherein the removing the sacrificial material layer includes using a wet etch process. 5 . The method of claim 1 , wherein the contact formation is a middle of the line (MOL) contact formation. 6 . The method of claim 1 , wherein the contact formation includes a first material, and wherein the hardmask layer is formed of the first material. 7 . The method of claim 1 , wherein the contact formation includes a first element and wherein the hardmask layer includes the first element. 8 . The method of claim 1 , wherein the contact formation and the hardmask layer have a common characteristic. 9 . The method of claim 1 , wherein the contact formation and the hardmask layer include conductive material. 10 . The method of claim 1 , wherein material of the contact formation is non-selective with the hardmask layer. 11 . A method comprising: forming a contact trench in a semiconductor structure so that the contact trench extends to a contact formation, the contact formation comprising a conductive material in contact with one of a separate source and drain, the forming including using a hardmask layer; filling the contact trench with a sacrificial material layer, the sacrificial material layer formed over the contact formation; removing the hardmask layer; removing the sacrificial material layer from the trench to expose the contact formation without exposing the one of a source and drain; wherein the sacrificial material layer is provided by a carbon based material, and wherein the removing sacrificial material layer includes using a plasma etch process; and wherein the contact trench is formed in an ultra low k dielectric layer. 12 . The method of claim 1 , wherein the sacrificial material layer is non-conductive. 13 . The method of claim 1 , wherein the method is used in a fabrication of a connection selected from the group consisting of a BEOL to MOL connection, a BEOL to BEOL connection, and a MOL to MOL connection. 14 . A semiconductor structure comprising: a contact formation; one or more dielectric layer formed over the contact formation; a hardmask layer formed over the one or more dielectric layer; a contact trench formed in the one or more dielectric layer, the contact trench extending to the contact formation; a sacrificial material layer formed in the contact trench over the contact formation to protect the contact formation wherein the sacrificial material layer is configured to be selective with respect to the one or more dielectric layer. 15 . (canceled) 16 . (canceled) 17 . The semiconductor structure of claim 1 , wherein the sacrificial material layer is formed of carbon based material. 18 . The semiconductor structure of claim 1 , wherein material of the contact formation and the hardmask material layer are formed of a common material. 19 . The semiconductor structure of claim 1 , wherein material of the contact formation is non-selective with the hardmask material layer. 20 . The semiconductor structure of claim 1 , wherein the sacrificial material layer is formed of non-conductive material.
the openings being via holes penetrating underlying conductors · CPC title
Interconnections within wafers or substrates, e.g. through-silicon vias [TSV] · CPC title
using masks for insulating materials · CPC title
by liquid etching only · CPC title
on sidewalls or on top surfaces of conductors (H10W20/076 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.