Methods and Apparatus for Sensor Diagnostics Including Sensing Element Operation
US-2015185284-A1 · Jul 2, 2015 · US
US2016377663A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016377663-A1 |
| Application number | US-201514748692-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jun 24, 2015 |
| Priority date | Jun 24, 2015 |
| Publication date | Dec 29, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A monitor circuit for monitoring a level of a first and second regulated source may monitor a voltage level of regulated voltages or a current level of regulated currents. In an embodiment, the monitor circuit includes circuitry responsive to a first regulated voltage and to a second regulated voltage. A first circuit responsive to the first regulated voltage and to the second regulated voltage generates a first error signal indicative of at least one of an overvoltage condition of the first regulated voltage and an undervoltage condition of the second regulated voltage. A second circuit responsive to the first regulated voltage and to the second regulated voltage generates a second error signal indicative of at least one of an undervoltage condition of the first regulated voltage and an overvoltage condition of the second regulated voltage. A method for monitoring the levels of first and second regulated sources is also provided.
Opening claim text (preview).
What is claimed is: 1 . A monitor circuit for monitoring a voltage level of a first regulated voltage and a second regulated voltage, the monitor circuit comprising: a first circuit responsive to the first regulated voltage and to the second regulated voltage to generate a first error signal indicative of at least one of an overvoltage condition of the first regulated voltage and an undervoltage condition of the second regulated voltage; and a second circuit responsive to the first regulated voltage and to the second regulated voltage to generate a second error signal indicative of at least one of an undervoltage condition of the first regulated voltage and an overvoltage condition of the second regulated voltage. 2 . The monitor circuit of claim 1 , wherein the first circuit is powered by the first regulated voltage and the second circuit is powered by the second regulated voltage. 3 . The monitor circuit of claim 1 , wherein the first regulated voltage is generated by a first regulator and the second regulated voltage is generated by a second regulator. 4 . The monitor circuit of claim 1 , wherein: the first circuit comprises a first comparator having a first input responsive to the first regulated voltage and a second input responsive to the second regulated voltage; and the second circuit comprises a second comparator having a first input responsive to the second regulated voltage and a second input responsive to the first regulated voltage. 5 . The monitor circuit of claim 1 , wherein: the first circuit comprises a first resistor divider coupled to the first regulated voltage to generate a first voltage and a first comparator having a first input responsive to the first voltage and a second input responsive to the second regulated voltage; and the second circuit comprises a second resistor divider coupled to the second regulated voltage to generate a second voltage and a second comparator having a first input responsive to the second voltage and a second input responsive to the first regulated voltage. 6 . The monitor circuit of claim 5 , wherein the first resistor divider and the second resistor divider are substantially the same. 7 . The monitor circuit of claim 5 , wherein at least one of the first and second comparators has hysteresis. 8 . The monitor circuit of claim 1 , wherein the first regulated voltage and the second regulated voltage are substantially the same. 9 . The monitor circuit of claim 1 , wherein the monitor circuit is provided on an integrated circuit. 10 . The monitor circuit of claim 9 , wherein the integrated circuit is a magnetic field sensor. 11 . The monitor circuit of claim 10 , wherein the magnetic field sensor comprises at least one Hall effect element. 12 . The monitor circuit of claim 11 , wherein the at least one Hall effect element is a planar Hall element, a vertical Hall element, or a Circular Vertical Hall (CVH) element. 13 . The monitor circuit of claim 10 , wherein the magnetic field sensor comprises at least one magnetoresistance element. 14 . The monitor circuit of claim 13 , wherein the at least one magnetoresistance element is an anisotropic magnetoresistance (AMR) element, a giant magnetoresistance (GMR) element, a tunneling magnetoresistance (TMR) element, a magnetic tunnel junction (MTJ) element, or a spin valve element. 15 . The monitor circuit of claim 9 , wherein the integrated circuit comprises a controller responsive to the first error signal and the second error signal to generate an error output signal indicative of one or more of the overvoltage condition of the first regulated voltage, the undervoltage condition of the second regulated voltage, the undervoltage condition of the first regulated voltage, and the overvoltage condition of the second regulated voltage. 16 . The monitor circuit of claim 3 , wherein the monitor circuit and at least one of the first regulator and the second regulator are provided on an integrated circuit. 17 . A method for monitoring a voltage level of a first regulated voltage and a second regulated voltage, comprising: comparing the first regulated voltage to the second regulated voltage to generate a first error signal indicative of at least one of an overvoltage condition of the first regulated voltage and an undervoltage condition of the second regulated voltage; and comparing the second regulated voltage to the first regulated voltage to generate a second error signal indicative of at least one of an undervoltage condition of the first regulated voltage and an overvoltage condition of the second regulated voltage. 18 . A monitor circuit for monitoring a voltage level of a first regulated voltage and a second regulated voltage, the monitor circuit comprising: means for generating a first error signal in response to monitoring the voltage level of the first regulated voltage and the second regulated voltage, the first error signal indicative of at least one of an overvoltage condition of the first regulated voltage and an undervoltage condition of the second regulated voltage; and means for generating a second error signal in response to monitoring the voltage level of the first regulated voltage and the second regulated voltage, the second error signal indicative of at least one of an undervoltage condition of the first regulated voltage and an overvoltage condition of the second regulated voltage. 19 . A monitor circuit for monitoring a voltage level of a first regulated voltage and a second regulated voltage, the monitor circuit comprising: at least two multiplexers, each having a first input responsive to the first regulated voltage, a second input responsive to the second regulated voltage, and a third input responsive to a threshold voltage and an output at which a selected one of the first regulated voltage, the second regulated voltage and the threshold voltage is provided; and a comparator having a first input responsive to the output of a first one of the multiplexers, a second input responsive to the output of a second one of the multiplexers, and an output at which an error signal is provided, wherein the error signal is indicative of a selected one of an overvoltage condition of the first regulated voltage, an undervoltage condition of the second regulated voltage, an undervoltage condition of the first regulated voltage, and an overvoltage condition of the second regulated voltage. 20 . The monitor circuit of claim 19 , wherein the comparator is powered by a third regulated voltage, wherein the threshold voltage is generated from the third regulated voltage. 21 . The monitor circuit of claim 20 , wherein the output of the multiplexers is controlled by one or more control signals received from a controller. 22 . The monitor circuit of claim 19 , wherein the first regulated voltage is generated by a first regulator and the second regulated voltage is generated by a second regulator. 23 . The monitor circuit of claim 19 , wherein the monitor circuit is provided on an integrated circuit. 24 . The monitor circuit of claim 19 , wherein the integrated circuit is a magnetic field sensor. 25 . The monitor circuit of claim 24 , wherein the magnetic field sensor comprises at least one Hall effect element. 26 . The monitor circuit of claim 25 , wherein the at least one Hall effect element is a planar Hall element, a vertical Hall element, or a Circular
Testing of electronic circuits, e.g. by signal tracer ({EMC, EMP or similar testing of electronic circuits G01R31/002;} testing for short-circuits, discontinuities, leakage or incorrect line connection G01R31/50; checking computers {or computer components} G06F11/00; checking static stores for correct operation G11C29/00 {; testing receivers or transmitters of transmission systems H04B17/00}) · CPC title
Testing power supplies (testing photovoltaic devices H02S50/10) · CPC title
Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values · CPC title
Measuring direction or magnitude of magnetic fields or magnetic flux (G01R33/20 takes precedence) · CPC title
influenced by the relative movement between the Hall device and magnetic fields (see G01R33/06) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.