Decryption circuit, communications apparatus, and communications system

US2016373443A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016373443-A1
Application numberUS-201615184180-A
CountryUS
Kind codeA1
Filing dateJun 16, 2016
Priority dateJun 18, 2015
Publication dateDec 22, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A decryption circuit includes a decryption circuitry configured to decrypt encrypted data in each encrypted unit block to acquire a decryption result, and an authentication circuitry configured to authenticate the encrypted data, using the decryption results, in parallel with decrypting the encrypted data in each encrypted unit block by the decryption circuitry until the decryption results amount to a first size of the encrypted data. The encrypted data has a first area and a second area, the first area and the second area are added to calculate the first size of the encrypted data. The first area of the encrypted data is definitely included in a field of the encrypted data to be used for authentication, and the second area of the encrypted data possibly includes data of the field of the encrypted data to be used for authentication.

First claim

Opening claim text (preview).

What is claimed is: 1 . A decryption circuit comprising: a decryption circuitry configured to decrypt encrypted data in each encrypted unit block to acquire a decryption result; and an authentication circuitry configured to authenticate the encrypted data, using the decryption results, in parallel with decrypting the encrypted data in each encrypted unit block by the decryption circuitry until the decryption results amount to a first size of the encrypted data, wherein the encrypted data has a first area and a second area, the first area and the second area are added to calculate the first size of the encrypted data, and wherein the first area of the encrypted data is definitely included in a field of the encrypted data to be used for authentication, and the second area of the encrypted data possibly includes data of the field of the encrypted data to be used for authentication. 2 . The decryption circuit according to claim 1 , wherein a size of a field that indicates a padding length, a size of a field that indicates an authentication code, and a size of each encrypted unit block are subtracted from an entire size of the encrypted data to calculate the first size. 3 . The decryption circuit according to claim 2 , wherein the authentication circuitry is further configured to authenticate the encrypted data using the decryption results corresponding to a remainder of the field of the encrypted data to be used for authentication left after using the first size of the encrypted data for authentication after decrypting the entire size of the encrypted data by the decryption circuitry, if decryption of the field that indicates the padding length by the decryption circuitry indicates that the padding length is less than the size of each encrypted unit block. 4 . The decryption circuit according to claim 2 , further comprising an intermediate value storage circuitry configured to store an authentication result as an intermediate value until the decryption results amount to a second size, wherein the size of the field that indicates the padding length, the size of the field that indicates the authentication code, and the maximum padding length are subtracted from the entire size of the encrypted data to calculate the second size. 5 . The decryption circuit according to claim 4 , wherein the authentication circuitry is further configured to authenticate the encrypted data using the intermediate value after decrypting the entire size of the encrypted data by the decryption circuitry, if decryption of the field that indicates the padding length by the decryption circuitry indicates that the padding length is longer than or equal to the size of each encrypted unit block. 6 . The decryption circuit according to claim 4 , wherein the authentication circuitry is further configured to include: a selector configured to select one of the intermediate value and an initial value for authentication; and an authentication module circuit configured to authenticate the encrypted data using the value selected by the selector. 7 . The decryption circuit according to claim 4 , further comprising a buffer circuitry configured to buffer the decryption results corresponding to an end of the first size of the encrypted data for the maximum padding length, wherein the authentication circuitry is further configured to authenticate the encrypted data using the intermediate value and the data buffered by the buffer circuitry after decrypting the entire size of the encrypted data by the decryption circuitry, if decryption of the field that indicates the padding length by the decryption circuitry indicate that the padding length is longer than the size of each encrypted unit block. 8 . The decryption circuit according to claim 1 , wherein the decryption circuitry is further configured to receive only the encrypted data having the padding length less than or equal to the size of each encrypted unit block. 9 . The decryption circuit according to claim 4 , wherein the maximum padding length is 255 bytes. 10 . The decryption circuit according to claim 1 , wherein the size of each encrypted unit block is 16 bytes. 11 . A communications apparatus comprising: the decryption circuit claimed in claim 1 ; a communications interface; and a controller configured to start the decryption circuit in response to reception of the encrypted data via the communications interface. 12 . A communications system comprising: the communications apparatus claimed in claim 11 ; and a second communications apparatus that transmits the encrypted data.

Assignees

Inventors

Classifications

  • H04L63/126Primary

    the source of the received data · CPC title

  • wherein the data content is protected, e.g. by encrypting or encapsulating the payload · CPC title

  • using hop-by-hop encryption, i.e. wherein an intermediate entity decrypts the information and re-encrypts it before forwarding it · CPC title

  • based on the identity of the terminal or configuration, e.g. MAC address, hardware or software configuration or device fingerprint · CPC title

  • for achieving mutual authentication (cryptographic mechanisms or cryptographic arrangements for mutual authentication H04L9/3273) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016373443A1 cover?
A decryption circuit includes a decryption circuitry configured to decrypt encrypted data in each encrypted unit block to acquire a decryption result, and an authentication circuitry configured to authenticate the encrypted data, using the decryption results, in parallel with decrypting the encrypted data in each encrypted unit block by the decryption circuitry until the decryption results amou…
Who is the assignee on this patent?
Namiki Hitoshi, Morita Naoya, Ricoh Co Ltd
What technology area does this patent fall under?
Primary CPC classification H04L63/126. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Dec 22 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).