Scheduling of read operations and write operations based on a data bus mode
US-2024104030-A1 · Mar 28, 2024 · US
Priority level adaptation in a dispersed storage network
US2016371202A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016371202-A1 |
| Application number | US-201615255540-A |
| Country | US |
| Kind code | A1 |
| Filing date | Sep 2, 2016 |
| Priority date | Nov 28, 2011 |
| Publication date | Dec 22, 2016 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A processing system in a dispersed storage network is configured to access write sequence information corresponding to a write sequence; determine whether to elevate a priority level of the write sequence; when the processing system determines to elevate the priority level of the write sequence, elevate the priority level of the write sequence; determine whether to lower the priority level of the write sequence; and when the processing system determines to lower the priority level of the write sequence, the processing system lowers the priority level of the write sequence.
First claim
Opening claim text (preview).
What is claimed is: 1 . A method for execution by a dispersed storage and task (DST) processing unit that includes a processor, the method comprises: accessing, via the processor, write sequence information corresponding to a write sequence; determining, via the processor, whether to elevate a priority level of the write sequence; when the processor determines to elevate the priority level of the write sequence, the processor elevates the priority level of the write sequence…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2016371202A1 cover?
- A processing system in a dispersed storage network is configured to access write sequence information corresponding to a write sequence; determine whether to elevate a priority level of the write sequence; when the processing system determines to elevate the priority level of the write sequence, elevate the priority level of the write sequence; determine whether to lower the priority level of t…
- Who is the assignee on this patent?
- IBM
- What technology area does this patent fall under?
- Primary CPC classification G06F13/1626. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Thu Dec 22 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).