Relative timed clock gating cell
US-2016365857-A1 · Dec 15, 2016 · US
Counting circuit, image sensing device with the counting circuit and read-out method of the image sensing device
US2016366358A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016366358-A1 |
| Application number | US-201514924418-A |
| Country | US |
| Kind code | A1 |
| Filing date | Oct 27, 2015 |
| Priority date | Jun 9, 2015 |
| Publication date | Dec 15, 2016 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A read-out method of an image sensing device includes: firstly counting a reset signal of a pixel signal based on a first analog gain during a first period of a unit row period; storing a result of the first counting as a previous counting result; secondly counting the reset signal based on a second analog gain; thirdly counting a data signal of the pixel signal based on the second analog gain during a second period following the first period in the unit row period; storing a first counting signal corresponding to results of the second counting and the third counting; fourthly counting the data signal based on the first analog gain during a third period following the second period in the unit row period; and storing a second counting signal corresponding to the previous counting result and a result of the fourth counting.
First claim
Opening claim text (preview).
What is claimed is: 1 . A counting circuit comprising: a sampling unit suitable for sampling an inverted bit signal, which corresponds to any one of inverted signals of a bit signal and a previous bit signal, as the bit signal in response to a counting target clock signal; a first latch unit suitable for latching the bit signal, as which the sampling unit samples the inverted bit signal corresponding to the inverted signal of the bit signal during a first period, as the previo…
Assignees
Inventors
Classifications
- H03K21/026Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
- H04N5/378Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2016366358A1 cover?
- A read-out method of an image sensing device includes: firstly counting a reset signal of a pixel signal based on a first analog gain during a first period of a unit row period; storing a result of the first counting as a previous counting result; secondly counting the reset signal based on a second analog gain; thirdly counting a data signal of the pixel signal based on the second analog gain …
- Who is the assignee on this patent?
- Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification H03K21/026. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Thu Dec 15 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).