Resonant circuit including bump pads

US2016359456A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016359456-A1
Application numberUS-201514733175-A
CountryUS
Kind codeA1
Filing dateJun 8, 2015
Priority dateJun 8, 2015
Publication dateDec 8, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Aspects of this disclosure relate to a first die includes an LC resonant circuit including a first capacitive element, such as a capacitor or a varactor, and an inductive element. The LC resonant circuit is configured to generate a signal having a frequency of oscillation. The first die includes bump pads electrically coupled to both ends of the first capacitive element. A second die can be flip chip mounted on the first die. Bumps can electrically connect a second capacitive element of the second die in parallel with the first capacitive element of the first die. This can increase the Q factor of the LC resonant circuit.

First claim

Opening claim text (preview).

1 . A system comprising: a first die comprising: an LC resonant circuit comprising a first capacitive element and an inductive element, the first capacitive element having a first end and a second end; a second die stacked on the first die, the second die comprising a second capacitive element having a first end and a second end; a first bump electrically coupling the first end of the first capacitive element to the first end of the second capacitive element; and a second bump electrically coupling the second end of the first capacitive element to the second end of the second capacitive element, such that the first bump and the second bump electrically connect the first capacitive element in parallel with the second capacitive element, wherein the first capacitive element being in parallel with the second capacitive element causes a quality factor of a resonator that includes the LC resonant circuit to be increased. 2 . The system of claim 1 , wherein the first capacitive element comprises at least one of a first varactor diode or a first capacitor. 3 . The system of claim 1 , wherein the first bump comprises at least one of a copper pillar, a solder ball, or a solder joint. 4 . The system of claim 1 , wherein a second circuit on the second die is a flipped, mirror image of a first circuit on the first die, and wherein the first circuit comprises the first capacitive element. 5 . (canceled) 6 . The system of claim 1 , wherein the first circuit the comprises at least one capacitor and at least one varactor. 7 . The system of claim 1 , further comprising: a package encapsulating the first die and the second die; an insulator disposed between the first die and the second die; and a wire bond coupling the first die to a pin of the package. 8 . The system of claim 1 , wherein the inductive element is coupled to the first capacitive element by way of a microstrip line of the first die, and wherein the second die comprises a second microstrip line coupled in parallel with the first microstrip line by way of the first bump so as to lower a loss associated with the resonator. 9 . The system of claim 1 , wherein the first die comprises a voltage controlled oscillator (VCO), the VCO comprising the LC resonant circuit, wherein the VCO has a resonant frequency that is based on a tuning voltage received by the VCO. 10 . The system of claim 9 , further comprising a plurality of active circuits on the first die. 11 . A die comprising: an LC resonant circuit configured to generate a signal at an output node, the signal oscillating at a resonant frequency, the LC resonant circuit comprising: a capacitive element having a first end and a second end; an inductive element electrically coupled to the capacitive element; and an circuit element electrically coupled in series between the capacitive element and the output node, the circuit element effecting the resonant frequency of the signal; a first bump pad electrically coupled to the first end of the capacitive element; and a second bump pad electrically coupled to the second end of the capacitive element. 12 . The die of claim 11 , wherein the capacitive element comprises at least one of a varactor diode or a capacitor. 13 . The die of claim 11 , wherein the inductive element is configured as a choke inductor, and wherein the choke inductor is coupled to the capacitive element by way of a microstrip line. 14 . The die of claim 11 , wherein the LC resonant circuit comprises a second capacitive element, and wherein the die comprises a third bump pad connected to the second capacitive element. 15 . The die of claim 11 , wherein the die comprises a voltage controlled oscillator, wherein the voltage controlled oscillator comprises the LC resonant circuit. 16 . The die of claim 11 , wherein the first bump pad is disposed on a first microstrip and the second bump pad is disposed on a second microstrip. 17 . A method of manufacturing a monolithic microwave integrated circuit, the method comprising: electrically coupling a first bump from a first end of a first capacitive element on a first integrated circuit die to a first end of a second capacitive element on a second integrated circuit die, wherein the first capacitive element is included in an LC resonant circuit of the first integrated circuit die; and electrically coupling a second bump from a second end of the first capacitive element on the first die to a second end of the second capacitive element on the second integrated circuit die such that the second capacitive element is electrically connected in parallel with the first capacitive element. 18 . The method of claim 17 , wherein the first bump comprises at least one of a copper pillar, a solder ball, or a solder joint. 19 . The method of claim 17 , further comprising mounting the second die on the first integrated circuit die such that bump pads of the first integrated circuit die are aligned with corresponding bump pads of the second integrated circuit die. 20 . The method of claim 17 , further comprising filling a space between the first integrated circuit die and the second die with an insulating material; and encasing the first die and the second integrated circuit die in a packaging material. 21 . The system of claim 1 , wherein at least a part of the second capacitive element is vertically positioned above the first capacitive element, and wherein a footprint of the second die in within a footprint of the first die.

Assignees

Inventors

Classifications

  • Colpitts oscillator · CPC title

  • Power combination of several oscillators oscillating at the same frequency · CPC title

  • the generator being of the balanced type · CPC title

  • the means comprising voltage variable capacitance diodes · CPC title

  • H03B5/1225Primary

    the generator comprising multiple amplifiers connected in parallel · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016359456A1 cover?
Aspects of this disclosure relate to a first die includes an LC resonant circuit including a first capacitive element, such as a capacitor or a varactor, and an inductive element. The LC resonant circuit is configured to generate a signal having a frequency of oscillation. The first die includes bump pads electrically coupled to both ends of the first capacitive element. A second die can be fli…
Who is the assignee on this patent?
Analog Devices Inc
What technology area does this patent fall under?
Primary CPC classification H03B5/1225. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Dec 08 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).