Remapping in a memory device
US-2015355844-A1 · Dec 10, 2015 · US
US2016357598A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016357598-A1 |
| Application number | US-201615241082-A |
| Country | US |
| Kind code | A1 |
| Filing date | Aug 19, 2016 |
| Priority date | Mar 2, 2014 |
| Publication date | Dec 8, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A swap method, for an electronic system, includes generating an accessing signal by a calculating module of the electronic system; generating a swap signal for instructing a swap mode of the accessing signal by the calculating module; accessing data from a storage module of the electronic system according to the accessing signal by an accessing module of the electronic system; and swapping the data according to the swap signal by a swap module.
Opening claim text (preview).
What is claimed is: 1 . A swap method, for an electronic system, comprising: generating an accessing signal by a calculating module of the electronic system; generating a swap signal for instructing a swap mode of the accessing signal by the calculating module; accessing data from a storage module of the electronic system according to the accessing signal by an accessing module of the electronic system; and swapping the data between different data ordering sequences according to the swap signal by a swap module, wherein the swap mode is switched while accessing data of different data ordering sequences; wherein a corresponding swap signal is adaptively generated by the calculating module according to various system operation requirements, and the swap mode is adaptively changed according to the corresponding swap signal. 2 . The swap method of claim 1 , wherein the swap signal comprises at least one undefined bit of an address signal of the accessing signal. 3 . The swap method of claim 1 , wherein the step of swapping the data according to the swap signal by the swap module comprises: swapping the data according to the swap signal by the swap module while the data is transmitted between the access module and the storage module. 4 . The swap method of claim 1 , wherein the step of swapping the data according to the swap signal by the swap module comprises: swapping the data according to the swap signal by the swap module while the data is transmitted between the access module and the calculating module. 5 . The swap method of claim 1 , wherein the different data ordering sequences are network data ordering sequences. 6 . An electronic system, comprising: a storing module; a calculating module, for generating an accessing signal and a swap signal instructing a swap mode of the accessing signal; an accessing module, coupled to the calculating module for accessing data from the storing module according to the accessing signal; and a swap module, for swapping the data between different data ordering sequences according to the swap signal, wherein the swap mode is switched while accessing data of different data ordering sequences; wherein the calculating module is hardware, a corresponding swap signal is adaptively generated by the calculating module according to various system operation requirements, and the swap mode is adaptively changed according to the corresponding swap signal. 7 . The electronic system of claim 6 , wherein the swap signal comprises at least one undefined bit of an address signal of the accessing signal. 8 . The electronic system of claim 6 , wherein the swap module is coupled between the accessing module and the storing module. 9 . The electronic system of claim 6 , wherein the swap module is coupled between the accessing module and the calculating module. 10 . The electronic system of claim 6 , wherein the different data ordering sequences are network data ordering sequences.
where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine · CPC title
for adaptation of a particular data processing system to different peripheral devices · CPC title
Program initiating; Program switching, e.g. by interrupt · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.