Method and apparatus to use DRAM as a cache for slow byte-addressible memory for efficient cloud applications
US-12174739-B2 · Dec 24, 2024 · US
US2016357481A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016357481-A1 |
| Application number | US-201615132466-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 19, 2016 |
| Priority date | Jun 8, 2015 |
| Publication date | Dec 8, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The nonvolatile memory module includes at least one nonvolatile memory, and a device controller including a RAM to store data exchanged between a host and the at least one nonvolatile memory and a DIMM controller to control data exchange between the RAM and the at least one nonvolatile memory. An allocation for an access area at an access to the RAM is performed during a write transaction in which data is recorded at the RAM and is released during a read transaction of the recorded data.
Opening claim text (preview).
What is claimed is: 1 . A nonvolatile memory module comprising: at least one nonvolatile memory; and a device controller including a random access memory (RAM) to store data exchanged between a host and the at least one nonvolatile memory, and a dual in-line memory module (DIMM) controller to control data exchanged between the RAM and the at least one nonvolatile memory; wherein an allocation for an access area at an access to the RAM is performed during a write transaction in which data is recorded at the RAM and is released during a read transaction of the recorded data. 2 . The nonvolatile memory module of claim 1 , wherein during a write operation regarding the nonvolatile memory module, an area is allocated by the host at which the data is to be stored when storing the data in the RAM, and the DIMM controller releases the allocation for the area, at which the data is stored, when reading the data from the RAM. 3 . The nonvolatile memory module of claim 1 , wherein during a read operation regarding the nonvolatile memory module, the DIMM controller allocates an area, at which the data is to be stored, when storing the data in the RAM, and the allocation for the area at which the data is stored is released by the host when reading the data from the RAM. 4 . The nonvolatile memory module of claim 1 , wherein the DIMM controller includes an area manager configured to generate status information indicating whether the DIMM controller reads the data stored in the RAM. 5 . The nonvolatile memory module of claim 4 , wherein the RAM includes a status area to store the status information. 6 . The nonvolatile memory module of claim 1 , wherein an overwrite operation regarding the allocated access area is inhibited and an overwrite operation about the released access area is permitted. 7 . The nonvolatile memory module of claim 1 , wherein at least one nonvolatile memory communicates with each the host through a dual data rate (DDR) interface. 8 . The nonvolatile memory module of claim 1 , wherein the at least one nonvolatile memory comprises a dual in-line memory module (DIMM). 9 . The nonvolatile memory module of claim 1 , wherein the at least one nonvolatile memory includes a three-dimensional memory array. 10 . A storage system, including: a host; and a nonvolatile memory module including at least one nonvolatile memory, a RAM to store data exchanged between the host and the at least one nonvolatile memory, and a device controller including a DIMM controller to control data exchanged between the RAM and the at least one nonvolatile memory; wherein an allocation for an access area at an access to the RAM is performed during a write transaction in which data is recorded at the RAM and is released during a read transaction of the recorded data. 11 . The nonvolatile memory module of claim 10 , wherein during a write operation regarding the nonvolatile memory module, the host allocates an area, at which the data is to be stored, when storing the data in the RAM and the DIMM controller releases the allocation for the area, at which the data is stored, when reading the data from the RAM. 12 . The nonvolatile memory module of claim 11 , wherein the DIMM controller includes a first area manager configured to generate status information indicating whether the DIMM controller reads the data stored in the RAM. 13 . The nonvolatile memory module of claim 10 , wherein during a read operation regarding the nonvolatile memory module, the DIMM controller allocates an area, at which the data is to be stored, when storing the data in the RAM and the host releases the allocation for the area, at which the data is stored, when reading the data from the RAM. 14 . The nonvolatile memory module of claim 13 , wherein the host includes a second area manager configured to generate status information indicating whether the host reads the data stored in the RAM. 15 . The nonvolatile memory module of claim 10 , wherein an overwrite operation about the allocated access area is inhibited and an overwrite operation about the released access area is permitted. 16 . A nonvolatile memory module to operate in association with a host, the nonvolatile memory module comprising: a plurality of nonvolatile memories defined by dual in-line memory modules (DIMM); a device controller including a random access memory (RAM) to store data exchanged between the host and the nonvolatile memories, and a DIMM controller to control data exchanged between the RAM and the at least one nonvolatile memory; wherein an allocation for an access area at an access to the RAM is performed during a write transaction in which data is recorded at the RAM and is released during a read transaction of the recorded data. 17 . The nonvolatile memory module of claim 16 , wherein during a write operation regarding the nonvolatile memory module, an area is allocated by the host at which the data is to be stored when storing the data in the RAM, and the DIMM controller releases the allocation for the area, at which the data is stored, when reading the data from the RAM. 18 . The nonvolatile memory module of claim 16 , wherein during a read operation regarding the nonvolatile memory module, the DIMM controller allocates an area, at which the data is to be stored, when storing the data in the RAM, and the allocation for the area at which the data is stored is released by the host when reading the data from the RAM. 19 . The nonvolatile memory module of claim 16 , wherein the DIMM controller includes an area manager configured to generate status information indicating whether the DIMM controller reads the data stored in the RAM. 20 . The nonvolatile memory module of claim 16 , wherein an overwrite operation regarding the allocated access area is inhibited and an overwrite operation about the released access area is permitted.
Migration mechanisms · CPC title
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
in relation to data integrity, e.g. data losses, bit errors · CPC title
Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays · CPC title
Non-volatile semiconductor memory arrays · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.