Display panel

US2016335973A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016335973-A1
Application numberUS-201615149198-A
CountryUS
Kind codeA1
Filing dateMay 9, 2016
Priority dateMay 14, 2015
Publication dateNov 17, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel has a display area and a non-display area surrounding the display area, and the display panel includes scan lines, data lines, pixel structures, at least one driving device, capacitor electrode lines, and compensation capacitors. Each pixel structure includes an active device, a pixel electrode, and a storage capacitor. The driving device is located in the non-display area and is electrically connected to the pixel structures. The capacitor electrode lines extend to the display area from the non-display area and are electrically connected to the storage capacitors of the pixel structures. The compensation capacitors are located in the non-display area and between the pixel structures and the driving device. Two ends of each of the compensation capacitor are electrically connected to one of the scan lines and one of the capacitor electrode lines, respectively.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display panel having a display area and a non-display area surrounding the display area, the display panel comprising: a plurality of scan lines and a plurality of data lines, the scan lines and the data lines extending to the display area from the non-display area; a plurality of pixel structures located in the display area and electrically connected to the scan lines and the data lines, wherein each of the pixel structures comprises an active device and a pixel electrode electrically connected to the active device; at least one driving device located in the non-display area and electrically connected to the pixel structures; a plurality of capacitor electrode lines extending to the display area from the non-display area; and a plurality of compensation capacitors located in the non-display area and between the pixel structures and the at least one driving device, wherein one end of each of the compensation capacitors is electrically connected to one of the scan lines, and the other end of each of the compensation capacitors is electrically connected to one of the capacitor electrode lines. 2 . The display panel of claim 1 , wherein a capacitance of each of the compensation capacitors is greater than or at least equal to 10 pF and is smaller than or equal to 700 pF. 3 . The display panel of claim 1 , further comprising a voltage input pad electrically connected to the capacitor electrode lines, wherein the at least one driving device is located in the non-display area on one side of the display area and is electrically connected to the scan lines, the voltage input pad and the at least one driving device are located in the non-display area on the one side of the display area, and the compensation capacitors are arranged between the display area and the at least one driving device. 4 . The display panel of claim 1 , further comprising a plurality of voltage input pads electrically connected to the capacitor electrode lines, wherein the at least one driving device comprises a first driving device and a second driving device respectively located in the non-display area on two opposite sides of the display area, such that the first driving device and the second driving device are electrically connected to the scan lines, respectively, the voltage input pads are respectively located in the non-display area on the two opposite sides of the display area, and the compensation capacitors are respectively arranged between the display area and the first driving device and between the display area ad the second driving device. 5 . The display panel of claim 1 , further comprising a voltage input pad electrically connected to the capacitor electrode lines, wherein the at least one driving device is located in the non-display area on one side of the display area, the voltage input pad is located in the non-display area on the other side of the display area, and the compensation capacitors are arranged between the display area and the at least one driving device. 6 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in different film layers, each of the compensation capacitors comprises a first electrode and a second electrode, the first electrode extends from one of the scan lines, the second electrode extends from one of the capacitor electrode lines, and the first electrode and the second electrode are overlapped to generate a capacitor. 7 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in different film layers, each of the compensation capacitors comprises a first electrode and a second electrode, the second electrode is constituted by one portion of one of the scan lines, the first electrode extends from one of the capacitor electrode lines, and the first electrode and the second electrode are overlapped to generate a capacitor. 8 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in different film layers, each of the compensation capacitors comprises a first electrode and a second electrode, the second electrode is constituted by one portion of one of the capacitor electrode lines, the first electrode extends from one of the scan lines, and the first electrode and the second electrode are overlapped to generate a capacitor. 9 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in one film layer, each of the compensation capacitors comprises a first electrode and a second electrode, the second electrode is constituted by one portion of one of the capacitor electrode lines, the first electrode is electrically connected to one of the scan lines through a contact window, and the first electrode and the second electrode are overlapped to generate a capacitor. 10 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in one film layer, each of the compensation capacitors comprises a first electrode and a second electrode, the second electrode is constituted by one portion of one of the scan lines, the first electrode is electrically connected to one of the capacitor electrode lines through a contact window, and the first electrode and the second electrode are overlapped to generate a capacitor. 11 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in one film layer, each of the compensation capacitors comprises a first electrode and a second electrode, the first electrode is electrically connected to one of the capacitor electrode lines through a contact window, the second electrode extends from one of the scan lines, and the first electrode and the second electrode are overlapped to generate a capacitor. 12 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in one film layer, each of the compensation capacitors comprises a first electrode and a second electrode, the first electrode is electrically connected to one of the scan lines through a contact window, the second electrode extends from one of the capacitor electrode lines, and the first electrode and the second electrode are overlapped to generate a capacitor. 13 . The display panel of claim 1 , wherein the scan lines and the capacitor electrode lines are in one film layer, each of the compensation capacitors comprises a first electrode and a second electrode, the first electrode is electrically connected to one of the scan lines, the second electrode is connected to one of the capacitor electrode lines, and the first electrode and the second electrode are alternately arranged to generate a capacitor. 14 . The display panel of claim 1 , wherein each of the pixel structures further has a storage capacitor comprising a first capacitor electrode and a second capacitor electrode, the first capacitor electrode is connected to one of the capacitor electrode lines, and the second capacitor electrode is electrically connected to the active device of the each of the pixel structures.

Assignees

Inventors

Classifications

  • using an active matrix (G09G3/367 - G09G3/3696 take precedence) · CPC title

  • Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes · CPC title

  • Control of matrices with row and column drivers · CPC title

  • Compensation of DC component across the pixels in flat panels · CPC title

  • G09G3/3677Primary

    suitable for active matrices only · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016335973A1 cover?
A display panel has a display area and a non-display area surrounding the display area, and the display panel includes scan lines, data lines, pixel structures, at least one driving device, capacitor electrode lines, and compensation capacitors. Each pixel structure includes an active device, a pixel electrode, and a storage capacitor. The driving device is located in the non-display area and i…
Who is the assignee on this patent?
Au Optronics Corp
What technology area does this patent fall under?
Primary CPC classification G09G3/3677. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Nov 17 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).