Multifunctional wafer pretreatment chamber and chemical vapor deposition device
US-2024337011-A1 · Oct 10, 2024 · US
US2016333475A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016333475-A1 |
| Application number | US-201514710132-A |
| Country | US |
| Kind code | A1 |
| Filing date | May 12, 2015 |
| Priority date | May 12, 2015 |
| Publication date | Nov 17, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor substrate processing apparatus includes a vacuum chamber having a processing zone in which a semiconductor substrate may be processed, a process gas source in fluid communication with the vacuum chamber for supplying a process gas into the vacuum chamber, a showerhead module through which process gas from the process gas source is supplied to the processing zone of the vacuum chamber, and a substrate pedestal module. The substrate pedestal module includes a platen made of ceramic material having an upper surface configured to support a semiconductor substrate thereon during processing, a stem made of ceramic material having an upper stem flange that supports the platen, and a backside gas tube made of ceramic material that is located in an interior of the stem. The backside gas tube includes an upper gas tube flange that is located between a lower surface of the platen and an upper surface of the upper stem flange wherein the backside gas tube is in fluid communication with at least one backside gas passage of the platen and the backside gas tube is configured to supply a backside gas to a region below a lower surface of a semiconductor substrate that is to be supported on the upper surface of the platen during processing.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor substrate processing apparatus for processing semiconductor substrates, comprising: a vacuum chamber including a processing zone in which a semiconductor substrate may be processed; a process gas source in fluid communication with the vacuum chamber for supplying a process gas into the vacuum chamber; a showerhead module through which process gas from the process gas source is supplied to the processing zone of the vacuum chamber; and a substrate pedestal module including a platen made of ceramic material having an upper surface configured to support a semiconductor substrate thereon during processing; a stem made of ceramic material having an upper stem flange that supports the platen; and a backside gas tube made of ceramic material that is located in an interior of the stem, the backside gas tube including an upper gas tube flange that is located between a lower surface of the platen and an upper surface of the upper stem flange wherein the backside gas tube is in fluid communication with at least one backside gas passage of the platen and the backside gas tube is configured to supply a backside gas to a region below a lower surface of a semiconductor substrate that is to be supported on the upper surface of the platen during processing. 2 . The semiconductor substrate processing apparatus of claim 1 , wherein the semiconductor substrate processing apparatus includes: (a) an RF energy source adapted to energize the process gas into a plasma state in the processing zone; (b) a control system configured to control processes performed by the semiconductor substrate processing apparatus; and/or (c) a non-transitory computer machine-readable medium comprising program instructions for control of the semiconductor substrate processing apparatus. 3 . The semiconductor substrate processing apparatus of claim 1 , wherein an upper surface of the upper gas tube flange is diffusion bonded to a lower surface of the platen and a lower surface of the upper gas tube flange is diffusion bonded to an upper surface of the upper stem flange so as to form a vacuum seal between the interior of the stem and the vacuum chamber. 4 . The semiconductor substrate processing apparatus of claim 3 , wherein the contact area between the upper surface of the upper gas tube flange and the lower surface of the platen is about equal to the contact area between the lower surface of the upper gas tube flange and the upper surface of the upper stem flange. 5 . The semiconductor substrate processing apparatus of claim 1 , wherein a gap is formed between a portion of the gas tube flange and the lower surface of the platen or there is no gap between the upper surface of the upper gas tube flange and the lower surface of the platen. 6 . The semiconductor substrate processing apparatus of claim 1 , wherein: (a) the backside gas tube, the platen and/or the stem is formed of aluminum nitride; (b) the backside gas tube includes at least one opening in, the upper gas tube flange such that at least one respective electrical connection can extend through the upper gas tube flange; (c) the backside gas tube is centrally located in the interior of the stem or the backside gas tube is located off-center in the interior of the stem; and/or (d) the semiconductor substrate processing apparatus is chemical vapor deposition apparatus, plasma-enhanced chemical vapor deposition apparatus, atomic layer deposition apparatus, plasma-enhanced atomic layer deposition apparatus, pulsed deposition layer apparatus, or plasma-enhanced pulsed deposition layer apparatus. 7 . The semiconductor substrate processing apparatus of claim 1 , wherein the substrate pedestal module further comprises: (a) at least one electrostatic clamping electrode embedded in the platen; (b) a lower RF electrode embedded in the platen; (c) at least one heater embedded in the platen; (d) a plurality of lift pins configured to lower and raise a semiconductor substrate to and from the upper surface of the platen; (e) a mesa pattern formed on the upper surface of the platen; (f) a carrier ring configured to lower and raise a semiconductor substrate to and from the upper surface of the platen; or (g) a single electrode embedded therein that is operable to serve as an electrostatic clamping electrode and a RF electrode. 8 . The semiconductor substrate processing apparatus of claim 1 , further comprising a backside gas supply operable to supply backside gas through the backside gas tube that is in fluid communication with the at least one backside gas passage of the platen such that a backside gas may be supplied to the region below a lower surface of a semiconductor substrate that is to be supported on the upper surface of the platen during processing. 9 . The semiconductor substrate processing apparatus of claim 1 , wherein an outer periphery of the upper gas tube flange is located on a radius no greater than ¼ the outer diameter of the platen. 10 . A substrate pedestal module of a semiconductor substrate processing apparatus, the substrate pedestal module comprising: a platen made of ceramic material having an upper surface configured to support a semiconductor substrate thereon during processing; a stem made of ceramic material having an upper stem flange that supports the platen; and a backside gas tube made of ceramic material that is located in an interior of the stem, the backside gas tube including an upper gas tube flange that is located between a lower surface of the platen and an upper surface of the upper stem flange wherein the backside gas tube is in fluid communication with at least one backside gas passage of the platen and the backside gas tube is configured to supply a backside gas to a region below a lower surface of a semiconductor substrate that is to be supported on the upper surface of the platen during processing. 11 . The semiconductor substrate processing apparatus of claim 10 , wherein an upper surface of the upper gas tube flange is diffusion bonded to a lower surface of the platen and a lower surface of the upper gas tube flange is diffusion bonded to an upper surface of the upper stem flange so as to form a vacuum seal. 12 . The semiconductor substrate processing apparatus of claim 11 , wherein the contact area between the upper surface of the upper gas tube flange and the lower surface of the platen is about equal to the contact area between the lower surface of the upper gas tube flange and the upper surface of the upper stem flange. 13 . The semiconductor substrate processing apparatus of claim 10 , wherein a gap is formed between a portion of the upper gas tube flange and the lower surface of the platen or there is no gap between the upper surface of the upper gas tube flange and the lower surface of the platen. 14 . The semiconductor substrate processing apparatus of claim 10 , wherein: (a) the backside gas tube, the platen and/or the stem is formed of aluminum nitride; (b) the backside gas tube includes at least one opening in the upper gas tube flange such that at least one respective electrical connection can extend through the upper gas tube flange; and/or (c) the backside gas tube is centrally located in the interior of the stem or the backside gas tube is located off-center in the interior of the stem. 15 . The semiconductor substrate processing apparatus of claim 10 , wherein the substrate pedestal module further comprises: (a) at least one electrostatic clamping electrode embedded in the platen; (b) a lower RF electrode embedded in the platen; (c) at least one heater embedded
characterised by the construction of the shaft · CPC title
characterised by the mechanical construction of the susceptor, stage or support · CPC title
characterised by a coating, a hardness or a material · CPC title
mainly by conduction · CPC title
using electrostatic chucks · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.