Pixel circuit and display panel
US-2024428730-A1 · Dec 26, 2024 · US
US2016321995A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016321995-A1 |
| Application number | US-201615140288-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 27, 2016 |
| Priority date | Apr 28, 2015 |
| Publication date | Nov 3, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An organic light-emitting diode display and a method of driving the same are disclosed. In one aspect, the display includes a light emission control line configured to provide a light emission control signal and a power line configured to provide a power voltage. An operation control TFT is electrically connected to the power line and configured to be turned on based on the light emission control signal so as to provide the power voltage. A driving TFT is electrically connected to the operation control TFT, an OLED is electrically connected to the driving TFT, and an initialization TFT is configured to provide the power voltage to the driving TFT. In a frame of the OLED display, the power voltage provided when the initialization TFT is turned on and the power voltage provided when the operation control TFT is turned on are different from each other.
Opening claim text (preview).
What is claimed is: 1 . An organic light-emitting diode (OLED) display. comprising: a substrate; a scan line formed over the substrate and configured to provide a scan signal; an initialization line formed over the substrate and configured to provide an initialization signal; a light emission control line formed over the substrate and configured to provide a light emission control signal; a data line crossing the scan line and configured to provide a data signal; a power line crossing the scan line and configured to provide a power voltage; a switching thin film transistor (TFT) electrically connected to the scan line and the data line; a driving thin film transistor electrically connected to a drain electrode of the switching thin film transistor; an OLED electrically connected to a drain electrode of the driving thin film transistor; an initialization thin film transistor configured to be turned on based on the initialization signal provided through the initialization line so as to apply the power voltage to a gate electrode of the driving thin film transistor; and an operation control thin film transistor configured to be turned on based on the light emission control signal provided through the light emission control line so as to apply the power voltage to the driving thin film transistor, wherein, in one frame, the power voltage when the initialization thin film transistor is turned on and the power voltage when the operation control thin film transistor is turned on are different from each other. 2 . The OLED display of claim 1 , wherein the power line includes a first line electrically connected to the initialization thin film transistor and a second line electrically connected to the operation control thin film transistor, and wherein the first line and the second line cross each other and are connected to each other through a contact hole. 3 . The OLED display of claim 2 , further comprising a compensation thin film transistor electrically connected to the driving thin film transistor and configured to compensate a threshold voltage of the driving thin film transistor. 4 . The OLED display of claim 3 , further comprising a light emission control thin film transistor configured to be turned on based on the light emission control signal provided through the light emission control line so as to provide the power voltage from the driving thin film transistor to the OLED, wherein the light emission control thin film transistor is interposed between the drain of the driving thin film transistor and the OLED. 5 . The OLED display of claim 4 , further comprising: a reset line formed over the substrate and configured to provide a reset signal; and a reset thin film transistor configured to be turned on based on the reset signal provided through the reset line so as to apply the power voltage to an anode of the OLED. 6 . The OLED display of claim 5 , wherein the reset transistor is electrically connected to the initialization transistor and the first line. 7 . The OLED display of claim 6 , wherein the initialization thin film transistor and the reset thin film transistor are further configured to be concurrently turned on. 8 . The OLED display of claim 7 , further comprising a storage capacitor including a first end electrically connected to the power line and a second end electrically connected to the gate of the driving thin film transistor. 9 . The OLED display of claim 1 , wherein the polarity of the power voltage when the initialization thin film transistor is turned on and the polarity of the power voltage when the operation control thin film transistor is turned on are opposite to each other. 10 . A method of driving an organic light-emitting diode (OLED) display including a display unit including a plurality of pixels and a power supply configured to supply a power voltage to the pixels, the driving method comprising: changing the power voltage to a low-level power voltage; applying an enable-level initialization signal to the pixels; and changing the power voltage to a high-level power voltage. 11 . The method of claim 10 , further comprising writing a data signal to the pixels after changing the power voltage to the high-level power voltage. 12 . The method of claim 11 , further comprising applying an enable-level light emission control signal to the pixels after the writing of the data signal to the pixels. 13 . The method of claim 12 , wherein the pixels includes an initialization thin film transistor configured to be turned on based on the initialization signal and a driving thin film transistor configured to supply a driving current to the OLED, and wherein the applying of the enable level initialization signal to the pixel includes applying the low-level power voltage to a gate of the driving thin film transistor. 14 . The method of claim 13 , further comprising applying an enable-level reset signal to the pixels. 15 . The method of claim 14 , wherein the pixel includes a reset thin film transistor configured to be turned on based on the reset signal, and wherein the applying of the enable-level reset signal to the pixel includes applying the low-level power voltage to an anode of the OLED. 16 . The method of claim 15 , wherein the applying of the enable-level initialization signal to the pixel and the applying of the enable-level reset signal to the pixel are concurrently performed. 17 . An organic light-emitting diode (OLED) display, comprising: a light emission control line configured to provide a light emission control signal; a power line crossing the light emission control line and configured to provide a power voltage; an operation control thin film transistor (TFT) electrically connected to the power line and configured to be turned on based on the light emission control signal so as to provide the power voltage; a driving TFT electrically connected to the operation control TFT; an OLED electrically connected to the driving TFT; and an initialization TFT configured to provide the power voltage to the driving TFT, wherein, in a frame of the OLED display, the power voltage provided when the initialization TFT is turned on and the power voltage provided when the operation control TFT is turned on are different from each other. 18 . The OLED display of claim 17 , further comprising a reset TFT configured to turn on based on a reset signal, wherein the frame includes an initialization period when the reset signal, the initialization signal and the power voltage have an ON voltage level, and wherein the period in which reset signal and the initialization signal have the ON voltage level is less than the period in which the power voltage has the ON voltage level during the initialization period. 19 . The OLED display of claim 18 , further comprising a switching TFT configured to receive a data signal and provide the data signal based on a scan signal, and wherein the operation control TFT, the driving TFT and switching TFT are directly connected to each other. 20 . The OLED display of claim 19 , wherein a polarity of the power voltage when the initialization TFT is turned on and the polarity of the power voltage when the operation control TFT is turned on are opposite to each other.
with pixel circuitry controlling the current through the light-emitting element · CPC title
Details of drivers for scan electrodes · CPC title
Details of timing specific for flat panels, other than clock recovery · CPC title
with pixel circuitry controlling the voltage across the light-emitting element · CPC title
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.