Integrated circuit and cable assembly including the same

US2016308527A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016308527-A1
Application numberUS-201615078116-A
CountryUS
Kind codeA1
Filing dateMar 23, 2016
Priority dateApr 17, 2015
Publication dateOct 20, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit embedded in a plug of a universal serial bus (USB) 3.1 type-C cable assembly is disclosed. The integrated circuit includes a first pin connected to an operation transmission line through which an operation voltage is transmitted, a second pin connected to a configuration channel (CC) line, a first resistor connected to the first pin, a ground line, and a switching circuit configured to connect the first resistor and the ground line using a channel voltage supplied to the second pin when the operation voltage is not applied, and disconnect the first resistor from the ground line based on the operation voltage.

First claim

Opening claim text (preview).

What is claimed is: 1 . An integrated circuit (IC) comprising: a first pin connected to an operation voltage transmission line, through which an operation voltage is transmitted; a second pin connected to a configuration channel (CC) line; a first resistor connected to the first pin; a ground line; and a switching circuit configured to connect the first resistor and the ground line using a channel voltage supplied to the second pin when the operation voltage is not supplied, and disconnect the first resistor from the ground line based on the operation voltage. 2 . The IC of claim 1 , wherein the switching circuit includes: a first switch connected between the first resistor and the ground line; a switch signal generator connected between a control terminal of the first switch and the second pin, and configured to generate a switch signal for controlling an operation of the first switch; and a control signal generator configured to generate a control signal for controlling an operation of the switch signal generator. 3 . The IC of claim 2 , wherein the control signal generator is configured to generate a first control signal in response to the channel voltage supplied to the second pin, the switch signal generator is configured to generate a first switch signal in response to the first control signal, and in response to the first switch signal, the first switch is turned on and the first resistor is connected to the ground line. 4 . The IC of claim 3 , wherein, after the first resistor is connected to the ground line, the control signal generator is configured to generate a second control signal based on the operation voltage supplied to the first pin, the switch signal generator is configured to generate a second switch signal in response to the second control signal, and in response to the second switch signal, the first switch is turned off and the first resistor is disconnected from the ground line. 5 . The IC of claim 4 , wherein the control signal generator is configured to generate the second control signal in response to a power stabilization signal which indicates that the operation voltage for the integrated circuit is stabilized. 6 . The IC of claim 4 , wherein the first switch is an NMOS transistor, and the integrated circuit further comprises a negative charge pump configured to supply a negative voltage to a gate of the NMOS transistor in response to the second control signal. 7 . The IC of claim 2 , further comprising: a third pin connected to the operation voltage transmission line; and a second resistor connected to the third pin, wherein the switching circuit further comprises a second switch connected between the second resistor and the ground line, and the switch signal generator is connected between a control terminal of the second switch and the third pin. 8 . The IC of claim 7 , wherein the control signal generator is configured to generate a third control signal in response to the channel voltage supplied to the second pin, the switch signal generator is configured to generate a third switch signal in response to the third control signal, and in response to the third switch signal, the second switch is turned on and the second resistor is connected to the ground line. 9 . The IC of claim 8 , wherein the control signal generator is configured to generate a fourth control signal based on the operation voltage supplied to the third pin, the switch signal generator is configured to generate a fourth switch signal in response to the fourth control signal, and in response to the fourth switch signal, the second switch is turned off and the second resistor is disconnected from the ground line. 10 . A cable assembly comprising: a cable; and a plug connected to the cable and comprises an integrated circuit, wherein the integrated circuit comprises: a first pin connected to an operation voltage transmission line, through which an operation voltage is transmitted; a second pin connected to a configuration channel (CC) line; a first resistor connected to the first pin; a ground line; and a switching circuit configured to connect the first resistor and the ground line using a channel voltage supplied to the second pin when the operation voltage is not supplied, and disconnect the first resistor from the ground line based on the operation voltage. 11 . The cable assembly of claim 10 , wherein the switching circuit comprises: a first switch connected between the first resistor and the ground line; a switch signal generator connected between a control terminal of the first switch and the second pin, and configured to generate switch signals for controlling an operation of the first switch; and a control signal generator configured to generate control signals for controlling an operation of the switch signal generator. 12 . The cable assembly of claim 11 , wherein the control signal generator is configured to generate a first control signal in response to the channel voltage supplied to the second pin, the switch signal generator is configured to generate a first switch signal in response to the first control signal, and in response to the first switch signal, the first switch is turned on and the first resistor is connected to the ground line. 13 . The cable assembly of claim 12 , wherein, after the first resistor is connected to the ground line, the control signal generator is configured to generate a second control signal based on the operation voltage supplied to the first pin, the switch signal generator is configured to generate a second switch signal in response to the second control signal, and in response to the second switch signal, the first switch is turned off and the first resistor is disconnected from the ground line. 14 . The cable assembly of claim 13 , wherein the second control signal is generated in response to a power stabilization signal which indicates that the operation voltage for the integrated circuit is stabilized. 15 . The cable assembly of claim 13 , wherein the first switch is an NMOS transistor, and the integrated circuit further comprises a negative charge pump configured to supply a negative voltage to a gate of the NMOS transistor in response to the second control signal. 16 . The cable assembly of claim 11 , wherein the integrated circuit comprises: a third pin connected to the operation voltage transmission line; and a second resistor connected to the third pin, wherein the switching circuit further comprises a second switch connected between the second resistor and the ground line, and the switch signal generator is connected between a control terminal of the second switch and the third pin. 17 . A cable assembly comprising: a cable; and a plug connected to the cable and comprising an integrated circuit, wherein the integrated circuit comprises: a first pin connected to an operation voltage transmission line for transmitting an operation voltage; a second pin connected to a configuration channel (CC) line; a first resistor connected to the first pin; a ground line; and a switching circuit configured to control connection between the first resistor and the ground line in response to at least one of a first voltage supplied through the first pin and a second voltage supplied through the second pin. 18 . The cable assembly of claim 17 , wherein the switching circuit is configured to connect the first resistor and the ground in response to the second voltage, and configured to disconnect the first resistor from the ground in response to t

Assignees

Inventors

Classifications

  • with a bidirectional operation · CPC title

  • Interface arrangements · CPC title

  • Modifications for increasing the reliability {for protection} · CPC title

  • H03K17/687Primary

    the devices being field-effect transistors · CPC title

  • using capacitors charged and discharged alternately by semiconductor devices with control electrode {, e.g. charge pumps} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016308527A1 cover?
An integrated circuit embedded in a plug of a universal serial bus (USB) 3.1 type-C cable assembly is disclosed. The integrated circuit includes a first pin connected to an operation transmission line through which an operation voltage is transmitted, a second pin connected to a configuration channel (CC) line, a first resistor connected to the first pin, a ground line, and a switching circuit …
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H03K19/018592. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).