Magnetoresistive memory device and manufacturing method of the same

US2016308115A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016308115-A1
Application numberUS-201615066810-A
CountryUS
Kind codeA1
Filing dateMar 10, 2016
Priority dateApr 16, 2015
Publication dateOct 20, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to one embodiment, a magnetoresistive memory device includes bottom electrodes provided on a substrate, a magnetoresistive element provided on each of the bottom electrodes, a top electrode provided on each of the magnetoresistive elements, an insulating film provided on sides of the bottom electrode, the magnetoresistive element and, the top electrode, and a magnetic layer provided on the top electrode, the magnetic layer extending on the insulating film to connect a plurality of those of the top electrodes.

First claim

Opening claim text (preview).

What is claimed is: 1 . A magnetoresistive memory device comprising: a plurality of bottom electrodes provided on a substrate; a magnetoresistive element provided on each of the bottom electrodes; a top electrode provided on each of the magnetoresistive elements; an insulating film provided on sides of the bottom electrode, the magnetoresistive element and the top electrode; and a magnetic layer provided on the top electrode, the magnetic layer extending on the insulating film to connect a plurality of those of the top electrodes. 2 . The device of claim 1 , wherein the magnetic layer is a shift-adjustment layer configured to suppress a stray magnetic field in the magnetoresistive element. 3 . The device of claim 1 , wherein the magnetic layer contains one of Co, Fe and Ni. 4 . The device of claim 1 , wherein the magnetic layer contains an alloy of CoPt or an alloy of CoFe. 5 . The device of claim 1 , wherein the magnetic layer has an artificial lattice of alternately laminated Co and Pt or an artificial lattice of alternately laminated Co and Pd. 6 . The device of claim 1 , wherein the magnetoresistive element has a stacked layer structure including a first magnetic layer, a second magnetic layer and a nonmagnetic layer between the first and second magnetic layers. 7 . The device of claim 6 , wherein the magnetoresistive element is an MTJ element which includes a first magnetic material layer, a second magnetic material, layer, and a nonmagnetic material layer between the first magnetic material layer and the second. magnetic material layer, and comprises a third magnetic material layer on a side of the storage layer opposite to a side provided with the tunnel barrier layer or on a side of the reference layer opposite to a side provided with the tunnel barrier layer. 8 . The device of claim 2 , wherein a metal film is provided on the shift-adjustment layer. 8 . The device of claim 8 , wherein the metal film has a conductive rate higher than that of a material of the shift-adjustment layer. 10 . The device of claim 1 , wherein the insulating film comprises a first insulating film provided on sides of the bottom electrode, and a second insulating film provided on sides of the magnetoresistive element and the top electrode. 11 . The device of claim 10 , wherein the first and second insulating films are oxide films, and further comprising a nitride film provided between the first insulating film and the second insulating film and on side surfaces of the magnetoresistive element. 12 . A magnetoresistive memory device comprising: a plurality of bottom electrodes provided on a substrate; a magnetoresistive element provided on each of the bottom electrodes; and an insulating film provided on sides of the bottom electrode and the magnetoresistive element; and a magnetic layer provided on the magnetoresistive element, the magnetic layer extending on the insulating film to connect a plurality of those of the magnetoresistive elements. 13 . The device of claim 12 , wherein the magnetic layer is a shift-adjustment layer configured to suppress a stray magnetic field in the magnetoresistive element. 14 . The device of claim 12 , wherein the magnetic layer contains an alloy of CoPt or an alloy of CoFe. 15 . The device of claim 12 , wherein the magnetic layer has an artificial lattice of alternately laminated Co and Pt or an artificial lattice of alternately laminated Co and Pd. 16 . The device of claim 12 , wherein the magnetoresistive element has a stacked layer structure including a first magnetic layer, a second magnetic layer and a nonmagnetic layer between the first and second magnetic layers. 17 . The device of claim 16 , wherein the magnetoresistive element is an MTJ element which includes a first magnetic material layer, a second magnetic material layer, and a nonmagnetic material layer between the first magnetic material layer and the second magnetic material layer, and comprises a third magnetic material layer on a side of the storage layer opposite to a side provided with the tunnel barrier layer or a side of the reference layer opposite to a side provided with the tunnel barrier layer. 18 . The device of claim 13 , wherein a metal film is provided on the shift-adjustment layer. 19 . A method of manufacturing a magnetoresistive memory device, the method comprising: forming a first insulating film on a substrate; forming a plurality of contact holes in the first insulating film to reach a surface of the substrate; burying a bottom electrode in each of the contact holes; forming a magnetoresistive element on each of the bottom electrodes; forming a top electrode on each of the magnetoresistive elements; forming a second insulating film to bury sides of the magnetoresistive element and the top electrode; and forming a magnetic layer on the top electrode and the second insulating film to connect a plurality of those of the top electrodes. 20 . The device of claim 19 , wherein the magnetic layer is a shift-adjustment layer configured to suppress a stray magnetic field in the magnetoresistive element. 21 . The device of claim 19 , wherein the forming of the magnetic layer includes forming a material of the magnetic layer on the top electrode and the second insulating film and selectively etching the material of the magnetic layer by an IBE method. 22 . The device of claim. 19 , wherein the forming of the magnetoresistive element includes forming a laminated film of a first magnetic material layer, a nonmagnetic material layer and a second magnetic material layer on the bottom electrode and the first insulating film, and selectively etching the laminated film by an IBE method.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016308115A1 cover?
According to one embodiment, a magnetoresistive memory device includes bottom electrodes provided on a substrate, a magnetoresistive element provided on each of the bottom electrodes, a top electrode provided on each of the magnetoresistive elements, an insulating film provided on sides of the bottom electrode, the magnetoresistive element and, the top electrode, and a magnetic layer provided o…
Who is the assignee on this patent?
Toshiba Kk
What technology area does this patent fall under?
Primary CPC classification H01L43/02. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).