Display device, method for driving display device, and electronic apparatus

US2016307499A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016307499-A1
Application numberUS-201314650950-A
CountryUS
Kind codeA1
Filing dateOct 30, 2013
Priority dateDec 26, 2012
Publication dateOct 20, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display device in which a pixel circuit is arranged, the pixel circuit including a P channel type driving transistor that drives a light emitting unit, a sampling transistor that samples a signal voltage, a light emission control transistor that controls light emission/non-light emission of the light emitting unit, a holding capacitor that is connected between a gate electrode and a source electrode of the driving transistor, and holds the signal voltage written by the sampling by the sampling transistor, and an auxiliary capacitor that is connected between the source electrode of the driving transistor and a node having fixed potential, the display device including: a current path that flows a current flowing in the driving transistor in a non-light emission period of the light emitting unit into a predetermined node.

First claim

Opening claim text (preview).

1 . A display device in which a pixel circuit is arranged, the pixel circuit including a P channel type driving transistor that drives a light emitting unit, a sampling transistor that samples a signal voltage, a light emission control transistor that controls light emission/non-light emission of the light emitting unit, a holding capacitor that is connected between a gate electrode and a source electrode of the driving transistor, and holds the signal voltage written by the sampling by the sampling transistor, and an auxiliary capacitor that is connected between the source electrode of the driving transistor and a node having fixed potential, the display device comprising: a current path that flows a current flowing in the driving transistor in a non-light emission period of the light emitting unit into a predetermined node. 2 . The display device according to claim 1 , wherein the current path flows the current flowing in the driving transistor into a node of a cathode electrode of the light emitting unit. 3 . The display device according to claim 2 , wherein the current path includes a switching transistor that is connected between a drain electrode of the driving transistor and the node of the cathode electrode of the light emitting unit, and enters a conductive state in the non-light emission period of the light emitting unit. 4 . The display device according to claim 3 , wherein the switching transistor is driven by a signal for driving the sampling transistor. 5 . The display device according to claim 3 , wherein the switching transistor is driven by a signal different from a signal for driving the sampling transistor. 6 . The display device according to claim 4 , wherein a light emission period of the light emitting unit is set as a period from timing when a signal for driving the light emission control transistor becomes active, to timing when the signal for driving the sampling transistor becomes active. 7 . The display device according to claim 5 , wherein a light emission period of the light emitting unit is set as a period from timing when a signal for driving the light emission control transistor becomes active, to timing when the signal for driving the switching transistor becomes active. 8 . The display device according to claim 5 , wherein the signal for driving the switching transistor enters a non-active state before a writing period of the signal voltage by the sampling transistor starts. 9 . The display device according to claim 1 , wherein the sampling transistor, the light emission control transistor, and a switching transistor are configured with P channel type transistors. 10 . The display device according to claim 1 , wherein the pixel circuit performs an operation of changing source potential of the driving transistor toward potential obtained by subtracting a threshold voltage of the driving transistor from initial potential of gate potential of the driving transistor as a reference. 11 . The display device according to claim 1 , wherein the pixel circuit performs an operation of applying negative feedback to the holding capacitor in a writing period of the signal voltage by the sampling transistor by using a feedback amount according to a current flowing in the driving transistor. 12 . A method for driving a display device, wherein a pixel circuit is arranged in the display device, the pixel circuit including a P channel type driving transistor that drives a light emitting unit, a sampling transistor that samples a signal voltage, a light emission control transistor that controls light emission/non-light emission of the light emitting unit, a holding capacitor that is connected between a gate electrode and a source electrode of the driving transistor, and holds the signal voltage written by the sampling by the sampling transistor, and an auxiliary capacitor that is connected between the source electrode of the driving transistor and a node having fixed potential, the method comprising: flowing, when driving the display device, a current flowing in the driving transistor in a non-light emission period of the light emitting unit into a predetermined node. 13 . An electronic apparatus comprising a display device in which a pixel circuit is arranged, the pixel circuit including a P channel type driving transistor that drives a light emitting unit, a sampling transistor that samples a signal voltage, a light emission control transistor that controls light emission/non-light emission of the light emitting unit, a holding capacitor that is connected between a gate electrode and a source electrode of the driving transistor, and holds the signal voltage written by the sampling by the sampling transistor, and an auxiliary capacitor that is connected between the source electrode of the driving transistor and a node having fixed potential, the display device including a current path that flows a current flowing in the driving transistor in a non-light emission period of the light emitting unit into a predetermined node.

Assignees

Inventors

Classifications

  • with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title

  • Precharge or discharge of pixel before applying new pixel voltage · CPC title

  • being a dynamic memory with more than one capacitor · CPC title

  • Details of drivers for scan electrodes · CPC title

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016307499A1 cover?
Provided is a display device in which a pixel circuit is arranged, the pixel circuit including a P channel type driving transistor that drives a light emitting unit, a sampling transistor that samples a signal voltage, a light emission control transistor that controls light emission/non-light emission of the light emitting unit, a holding capacitor that is connected between a gate electrode and…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Oct 20 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).