Circuit package for connecting to an electro-photonic memory fabric
US-2024345316-A1 · Oct 17, 2024 · US
US2016306592A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016306592-A1 |
| Application number | US-201615017984-A |
| Country | US |
| Kind code | A1 |
| Filing date | Feb 8, 2016 |
| Priority date | Apr 14, 2015 |
| Publication date | Oct 20, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A storage device is provided which includes a nonvolatile memory and a temperature sensor. The temperature sensor is configured to detect a temperature of the storage device. The temperature sensor is configured to output temperature information. The storage device includes a memory controller. The memory controller is configured to access the nonvolatile memory in response to a request of an external host device. The memory controller is configured to obtain the temperature information from the temperature sensor according to a first period in a first mode. The temperature sensor is configured to obtain the temperature information from the temperature sensor according to a second period in a second mode. The second period is shorter than the first period.
Opening claim text (preview).
What is claimed is: 1 . A storage device comprising: a nonvolatile memory; a temperature sensor configured to detect a temperature of the storage device to output temperature information; and a memory controller configured to access the nonvolatile memory in response to a request from an external host device, wherein the memory controller is configured to obtain the temperature information from the temperature sensor according to a first period in a first mode, and to obtain the temperature information from the temperature sensor with a second period in a second mode, and wherein the second period is shorter than the first period. 2 . The storage device of claim 1 , wherein the memory controller is configured to operate at a first operating speed in the first mode and to operate at a second operating speed, lower than the first operating speed, in the second mode. 3 . The storage device of claim 1 , wherein the memory controller is configured to operate in the first mode when the temperature information indicates a temperature lower than a first temperature, wherein the memory controller is configured to operate in the second mode when the temperature information indicates a temperature higher than or equal to the first temperature and lower than a second temperature higher than the first temperature, and wherein the memory controller is configured to operate in a third mode when the temperature information indicates a temperature higher than or equal to the second temperature. 4 . The storage device of claim 1 , wherein in the first mode, the first period is a fixed time period, wherein in the second mode, the second period is a variable time period, and wherein in a third mode, the memory controller is configured to obtain the temperature information from the temperature sensor according to a third period, wherein the third period is a fixed time period. 5 . The storage device of claim 1 , wherein in the first mode, the memory controller is configured to operate at a first operating speed, and wherein the first operating speed is a fixed operating speed, wherein in the second mode, the memory controller is configured to operate at a second operating speed, wherein the second operating speed is variable and the second operating speed is lower than the first operating speed, wherein in a third mode, the memory controller is configured to operate at a third operating speed, and wherein the third operating speed is fixed and the third operating speed is lower than the second operating speed. 6 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to adjust the second period based on the temperature information. 7 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to decrease the second period as a temperature corresponding to the temperature information increases and to increase the second period as the temperature corresponding to the temperature information decreases. 8 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to adjust an operating speed of the memory controller based on the temperature information. 9 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to decrease an operating speed of the memory controller as a temperature corresponding to the temperature information increases and to increase the operating speed of the memory controller as the temperature corresponding to the temperature information decreases. 10 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to calculate a difference between a previously detected temperature and a currently detected temperature and to adjust at least one of the second period or an operating speed of the memory controller based on the calculated difference. 11 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to increase or decrease at least one of the second period or an operating speed of the memory controller in a binary search algorithm, based on whether a temperature corresponding to the temperature information increases or decreases. 12 . The storage device of claim 1 , wherein in the second mode, the memory controller is configured to adjust an operating speed of the memory controller based on the temperature information to maintain a temperature corresponding to the temperature information. 13 . The storage device of claim 1 , wherein the nonvolatile memory comprises cell strings arranged on a substrate, and wherein each of the cell string includes at least one selection transistor and memory cells stacked in a direction perpendicular to the substrate. 14 . The storage device of claim 13 , wherein the at least one selection transistor and the memory cells are charge trap type transistors. 15 . An operating method of a storage device including a nonvolatile memory, a temperature sensor and a memory controller connected to the nonvolatile memory, the operating method comprising: detecting a temperature using the temperature sensor according to a first period; detecting, when the detected temperature is higher than or equal to a first temperature, a second temperature using the temperature sensor according to a second period, wherein the second period is shorter than the first period; and adjusting an operating speed of the memory controller based on the second temperature. 16 . A storage device comprising: a nonvolatile memory; a memory; a temperature sensor, wherein the temperature sensor is configured to detect a temperature of the storage device, and wherein the temperature sensor is configured to output temperature information and store temperature information in the memory; and a memory controller comprising a temperature manager, wherein the temperature manager is configured to obtain the temperature information from the temperature sensor according to a first period in a normal mode, wherein the temperature controller is configured to obtain the temperature information from the temperature sensor according to a second period in a fine control mode, and wherein the second period is shorter than the first period. 17 . The storage device of claim 16 , wherein the memory controller is configured to operate in the normal mode when the temperature information indicates a temperature lower than a first temperature, wherein the memory controller is configured to operate in the fine control mode when the temperature information indicates a temperature higher than or equal to the first temperature and lower than a second temperature higher than the first temperature, and wherein the memory controller is configured to operate in a low heat mode when the temperature information indicates a temperature higher than or equal to the second temperature. 18 . The storage device of claim 16 , wherein in the normal mode, the first period is a fixed time period, wherein in the fine control mode, the second period is a variable time period, and wherein in a low heat mode, the temperature manager is configured to obtain the temperature information from the temperature sensor according to a third period, wherein the third period is a fixed time period. 19 . The storage device of claim 16 , wherein in the normal mode, the first operating speed is a fixed operating speed, wherein in the fine control mode, the memory controller is configured to operate at a second operati
with means for avoiding disturbances due to temperature effects · CPC title
Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title
in relation to data integrity, e.g. data losses, bit errors · CPC title
Monitoring storage devices or systems · CPC title
Read-write mode select circuits · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.