Semiconductor package modules, memory cards including the same, and electronic systems including the same

US2016295698A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016295698-A1
Application numberUS-201514813359-A
CountryUS
Kind codeA1
Filing dateJul 30, 2015
Priority dateApr 3, 2015
Publication dateOct 6, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor package module may include a first substrate, and a second substrate disposed to face the first substrate. The semiconductor package module may include an interconnection member electrically connecting the first substrate to the second substrate and including a plurality of wires. Portions of the plurality of wires may be twisted and wound together and may be bent to extend in a predetermined direction.

First claim

Opening claim text (preview).

What is claimed is: 1 . A semiconductor package module comprising: a first substrate; a second substrate disposed to face the first substrate; and an interconnection member electrically connecting the first substrate to the second substrate and including a plurality of wires, wherein portions of the plurality of wires are twisted and wound together and are bent to extend in a predetermined direction. 2 . The semiconductor package module of claim 1 , wherein each of the wires includes a plurality of strands. 3 . A semiconductor package module of claim 1 , wherein the first substrate or the second substrate includes a printed circuit board (PCB), an organic substrate or an insulation substrate. 4 . The semiconductor package module of claim 1 , wherein the plurality of wires include a first wire portion and a second wire portion; wherein the first wire portion includes a first line portion disposed to extend from the first substrate toward the second substrate and a first wave portion bent in the predetermined direction with a wave shape; wherein the second wire portion includes a second line portion disposed to extend from the second substrate toward the first substrate and a second wave portion bent in the predetermined direction with a wave shape; and wherein the first wave portion and the second wave portion are twisted and wound together into a spiral shape. 5 . The semiconductor package module of claim 4 , further comprising a protection member covering an end of the first wave portion opposite to the first line portion and an end of the second wave portion opposite to the second line portion. 6 . The semiconductor package module of claim 5 , wherein the protection member has a tube shape. 7 . The semiconductor package module of claim 5 , wherein the protection member includes polymer containing silicone. 8 . The semiconductor package module of claim 1 , wherein the plurality of wires include a first wire portion, a second wire portion, a third wire portion and a fourth wire portion; wherein the predetermined direction is a first direction parallel with surfaces of the first and second substrates; wherein the first wire portion includes a first wave portion extending from the second substrate toward the first substrate and a second wave portion extending from the first wave portion in the first direction; wherein the second wire portion includes a third wave portion extending from the first substrate toward the second substrate and a fourth wave portion extending from the third wave portion in the first direction; wherein the third wire portion includes a fifth wave portion extending from the second substrate toward the first substrate and a sixth wave portion extending from the fifth wave portion in a second direction opposite to the first direction; wherein the fourth wire portion includes a seventh wave portion extending from the first substrate toward the second substrate and a eighth wave portion extending from the seventh wave portion in the second direction; wherein the first and fifth wave portions are twisted and wound together in a spiral shape to provide a first end of the interconnection member; wherein the second and fourth wave portions are twisted and wound together in a spiral shape to provide a second end of the interconnection member; wherein the third and seventh wave portions are twisted and wound together in a spiral shape to provide a third end of the interconnection member; and wherein the sixth and eighth wave portions are twisted and wound together in a spiral shape to provide a fourth end of the interconnection member. 9 . The semiconductor package module of claim 8 , further comprising protection members covering the second and fourth ends, respectively. 10 . The semiconductor package module of claim 9 , wherein each of the protection members includes a polymer containing silicone. 11 . The semiconductor package module of claim 1 , wherein the interconnection member includes gold (Au), silver (Ag) or copper (Cu). 12 . A semiconductor package module comprising: a circuit substrate having a surface; a bonding pad disposed on the surface; a semiconductor package including a semiconductor chip and disposed to face the bonding pad of the circuit substrate; and an interconnection member electrically connecting the bonding pad of the circuit substrate to the semiconductor package and including a plurality of wires, wherein portions of the plurality of wires are twisted and wound together and are bent to extend in a predetermined direction. 13 . The semiconductor package module of claim 12 , wherein each of the wires includes a plurality of strands. 14 . The semiconductor package module of claim 12 , wherein the circuit substrate includes a printed circuit board (PCB), an organic substrate or an insulation substrate. 15 . The semiconductor package module of claim 12 , wherein the semiconductor package includes a package substrate and the semiconductor chip is mounted on the package substrate; wherein the package substrate includes a first surface and a first substrate pad is disposed on the first surface of the package substrate, wherein the package substrate includes a second surface and a second substrate pad connected to an end of the interconnection member is disposed on the second surface of the package substrate, wherein the first surface is opposite to the second surface. 16 . The semiconductor package module of claim 12 , wherein the plurality of wires include a first wire portion and a second wire portion; wherein the first wire portion includes a first line portion disposed to extend from the bonding pad toward the second substrate pad and a first wave portion bent in the predetermined direction with a wave shape; wherein the second wire portion includes a second line portion disposed to extend from the second substrate pad toward the bonding pad and a second wave portion bent in the predetermined direction with a wave shape; and wherein the first wave portion and the second wave portion are twisted and wound together into a spiral shape. 17 . The semiconductor package module of claim 16 , further comprising a protection member covering an end of the first wave portion opposite to the first line portion and an end of the second wave portion opposite to the second line portion. 18 . The semiconductor package module of claim 17 , wherein the protection member includes a polymer containing silicone. 19 . The semiconductor package module of claim 15 , wherein the plurality of wires include a first wire portion, a second wire portion, a third wire portion and a fourth wire portion; wherein the predetermined direction is a first direction parallel with surfaces of the first and second substrates; wherein the first wire portion includes a first wave portion extending from the second substrate pad toward the bonding pad and a second wave portion extending from the first wave portion in the first direction; wherein the second wire portion includes a third wave portion extending from the bonding pad toward the second substrate pad and a fourth wave portion extending from the third wave portion in the first direction; wherein the third wire portion includes a fifth wave portion extending from the second substrate pad toward the bonding pad and a sixth wave portion extending from the fifth wave portion in a second direction opposite to the first direction; wherein the fourth wire portion includes a seventh wave portion exten

Assignees

Inventors

Classifications

  • comprising metals or metalloids, e.g. silver · CPC title

  • comprising gold [Au] · CPC title

  • Elastic or compliant interconnections, e.g. springs, cantilevers or elastic pads · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016295698A1 cover?
A semiconductor package module may include a first substrate, and a second substrate disposed to face the first substrate. The semiconductor package module may include an interconnection member electrically connecting the first substrate to the second substrate and including a plurality of wires. Portions of the plurality of wires may be twisted and wound together and may be bent to extend in a…
Who is the assignee on this patent?
Sk Hynix Inc
What technology area does this patent fall under?
Primary CPC classification H10W90/701. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).