Memory module latches and ejectors

US2016270249A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016270249-A1
Application numberUS-201315030371-A
CountryUS
Kind codeA1
Filing dateNov 15, 2013
Priority dateNov 15, 2013
Publication dateSep 15, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In accordance with examples provided herein, a system includes a memory connector, latch, and ejector. The memory connector is to receive a memory module usable in a computing system. The latch is to retain the memory module seated in the memory connector. The ejector is to disengage the latch into a release position, and eject the memory module, based on depressing the ejector.

First claim

Opening claim text (preview).

What is claimed is: 1 . A system comprising: a memory connector to receive a memory module usable in a computing system; a latch to retain the memory module seated in the memory connector; and an ejector to disengage the latch into a release position, and eject the memory module, based on depressing the ejector. 2 . The system of claim 1 , wherein the latch is biased toward a retention position, and is displaceable to the release position based on insertion of the memory module; wherein the latch is to audibly snap into the retention position upon proper insertion of the memory module into the memory connector. 3 . The system of claim 1 , wherein the latch further comprises a spring to bias the latch toward the retention position. 4 . The system of claim 1 , wherein the latch is formed from a spring as a single piece. 5 . The system of claim 1 , wherein the ejector is actuatable along a plane of insertion of the memory module, to disengage the latch and depress a lever to eject the memory module. 6 . The system of claim 1 , wherein the ejector includes an ejector housing to retain the latch within the memory connector, and provide a depress surface to depress the ejector housing. 7 . The system of claim 1 , wherein the ejector housing includes an ejector cutout to guide memory insertion. 8 . The system of claim 1 , wherein the memory connector includes an extension to movably mount the latch and an ejector housing of the ejector. 9 . The system of claim 8 , wherein the ejector housing is slidably secured to the extension based on a bump and groove arrangement, to enable snap-together assembly of the ejector housing to the extension. 10 . The system of claim 1 , wherein the memory connector includes a cavity to house the latch. 11 . The system of claim 1 , wherein the memory connector includes an extension cutout to guide insertion of the memory module. 12 . A computing system comprising: a memory connector to receive a memory module; a latch to retain the memory module seated in the memory connector, wherein the latch is retained in a cavity of the memory connector; and an ejector slidably coupled to the memory connector to disengage the latch into a release position, and eject the memory module, based on depressing the ejector. 13 . The computing system of claim 12 , wherein the memory connector is to receive the memory module along a plane of insertion, and the ejector is depressible along the plane of insertion, and the latch is to bias the ejector toward a default position. 14 . A method, comprising: receiving, at a memory connector, a memory module usable in a computing system; retaining, by a latch, the memory module seated in the memory connector; disengaging, by an ejector, the latch into a release position based on depressing the ejector; and ejecting the memory module, based on depressing the ejector. 15 . The method of claim 14 , further comprising: displacing the latch to a release position based on insertion of the memory module; and audibly snapping the latch into a retention position upon proper insertion of the memory module into the memory connector.

Assignees

Inventors

Classifications

  • Pivoting levers actuating linearly camming means · CPC title

  • H05K7/1405Primary

    by clips or resilient members, e.g. hooks · CPC title

  • cooperating directly with the edge of the rigid printed circuits · CPC title

  • H05K7/1409Primary

    by lever-type mechanisms · CPC title

  • Mounting of expansion boards · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016270249A1 cover?
In accordance with examples provided herein, a system includes a memory connector, latch, and ejector. The memory connector is to receive a memory module usable in a computing system. The latch is to retain the memory module seated in the memory connector. The ejector is to disengage the latch into a release position, and eject the memory module, based on depressing the ejector.
Who is the assignee on this patent?
Hewlett Packard Entpr Dev Lp, Hewlett Packard Development Co Lp
What technology area does this patent fall under?
Primary CPC classification H05K7/1405. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Sep 15 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).