Wafer support device

US2016247709A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016247709-A1
Application numberUS-201615145382-A
CountryUS
Kind codeA1
Filing dateMay 3, 2016
Priority dateAug 23, 2012
Publication dateAug 25, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A wafer support device is provided. The wafer support device includes a plurality of support portions; and a bottom area located among the support portions, wherein the bottom area has a protective layer formed thereon. A method for processing a working surface of a wafer support device is also provided.

First claim

Opening claim text (preview).

What is claimed is: 1 . A wafer support device, comprising: a plurality of support portions; and a bottom area located among the support portions, wherein the bottom area has a protective layer formed thereon, wherein each of the plurality of support portions is arranged at equal intervals with respect to adjacent support portions, and wherein the plurality of support portions are arranged in parallel lines such that the plurality of support portions in adjacent lines are offset from each other. 2 . The wafer support device as claimed in claim 1 , wherein: the wafer support device is an electrostatic chuck. 3 . The wafer support device as claimed in claim 1 , wherein: the wafer support device has a working surface and a wafer-contacting surface; each of the support portions has a top surface and a lateral surface; the lateral surface of each support portion is provided with the protective layer; the bottom area has a bottom surface; the working surface includes the top surface and the lateral surface of each support portion and the bottom surface of the bottom area; and the wafer-contacting surface includes the top surface of each support portion. 4 . The wafer support device as claimed in claim 1 , wherein the protective layer comprises a protective material. 5 . The wafer support device as claimed in claim 4 , wherein the protective material comprises an anticorrosive and insulating material. 6 . The wafer support device as claimed in claim 5 , wherein the anticorrosive and insulating material comprises one selected from the group consisting of Y 2 O 3 , Al 2 O 3 , silicon, SiO 2 , and a Teflon. 7 . A wafer processing apparatus, comprising: the wafer support device of claim 1 , the wafer support device having a working surface, and a wafer-contacting surface for supporting thereon a wafer; a spray device configured to spray a protective material onto the working surface to form a protective layer, wherein the protective layer includes a specific portion covering the wafer-contacting surface; and a grind device configured to grind the specific portion after the spray device sprays the protective material onto the working surface. 8 . The wafer processing apparatus as claimed in claim 7 , wherein: each of the support portions has a top surface and a lateral surface; the bottom area has a bottom surface; the working surface includes the top surface and the lateral surface of each support portion and the bottom surface of the bottom area; and the wafer-contacting surface includes the top surface of each support portion. 9 . The wafer processing apparatus as claimed in claim 7 , wherein: the wafer support device is an electrostatic chuck. 10 . The wafer processing apparatus as claimed in claim 7 , wherein the protective material comprises an anticorrosive and insulating material selected from the group consisting of Y 2 O 3 , Al 2 O 3 , silicon, SiO 2 , and a Teflon. 11 . A wafer support device, comprising: a plurality of support portions; and a bottom area located among the support portions, wherein the bottom area has a protective layer formed thereon, wherein each of the plurality of support portions is arranged at equal intervals with respect to adjacent support portions, and wherein each of the plurality of support portion is surrounded by six adjacent support portions. 12 . The wafer support device as claimed in claim 11 , wherein: the wafer support device is an electrostatic chuck. 13 . The wafer support device as claimed in claim 11 , wherein: the wafer support device has a working surface and a wafer-contacting surface; each of the support portions has a top surface and a lateral surface; the lateral surface of each support portion is provided with the protective layer; the bottom area has a bottom surface; the working surface includes the top surface and the lateral surface of each support portion and the bottom surface of the bottom area; and the wafer-contacting surface includes the top surface of each support portion. 14 . The wafer support device as claimed in claim 11 , wherein the protective layer comprises a protective material. 15 . The wafer support device as claimed in claim 14 , wherein the protective material comprises an anticorrosive and insulating material. 16 . The wafer support device as claimed in claim 14 , wherein the anticorrosive and insulating material comprises one selected from the group consisting of Y 2 O 3 , Al 2 O 3 , silicon, SiO 2 , and a Teflon. 17 . A wafer processing apparatus, comprising: the wafer support device of claim 11 , the wafer support device having a working surface, and a wafer-contacting surface for supporting thereon a wafer; a spray device configured to spray a protective material onto the working surface to form a protective layer, wherein the protective layer includes a specific portion covering the wafer-contacting surface; and a grind device configured to grind the specific portion after the spray device sprays the protective material onto the working surface. 18 . The wafer processing apparatus as claimed in claim 17 , wherein: each of the support portions has a top surface and a lateral surface; the bottom area has a bottom surface; the working surface includes the top surface and the lateral surface of each support portion and the bottom surface of the bottom area; and the wafer-contacting surface includes the top surface of each support portion. 19 . The wafer processing apparatus as claimed in claim 17 , wherein: the wafer support device is an electrostatic chuck. 20 . The wafer processing apparatus as claimed in claim 17 , wherein the protective material comprises an anticorrosive and insulating material selected from the group consisting of Y 2 O 3 , Al 2 O 3 , silicon, SiO 2 , and a Teflon.

Assignees

Inventors

Classifications

  • characterised by a coating, a hardness or a material · CPC title

  • Details of electrostatic chucks · CPC title

  • characterised by a plurality of individual support members, e.g. support posts or protrusions · CPC title

  • Means for supporting work; Arrangement or mounting of spray heads; Adaptation or arrangement of means for feeding work (B05B13/06 takes precedence) · CPC title

  • for grinding thin, brittle parts, e.g. semiconductors, wafers (grinding edges of thin, brittle parts B24B9/065) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016247709A1 cover?
A wafer support device is provided. The wafer support device includes a plurality of support portions; and a bottom area located among the support portions, wherein the bottom area has a protective layer formed thereon. A method for processing a working surface of a wafer support device is also provided.
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P72/7614. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 25 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).