Integrated hybrid laser source compatible with a silicon technology platform, and fabrication process

US2016233641A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016233641-A1
Application numberUS-201514945859-A
CountryUS
Kind codeA1
Filing dateNov 19, 2015
Priority dateFeb 9, 2015
Publication dateAug 11, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A photonic integrated circuit includes a first insulating region encapsulating at least one metallization level, a second insulating region at least partially encapsulating a gain medium of a laser source, and a stacked structure placed between the two insulating regions. The stacked structure includes a first polycrystalline or single-crystal silicon layer, a second polycrystalline or single-crystal silicon layer, an intermediate layer optically compatible with the wavelength of the laser source and selectively etchable relative to silicon and that separates the first layer from a first portion of the second layer, and the gain medium facing at least one portion of the first layer. The first layer, the intermediate layer, and the first portion of the second layer form an assembly containing a resonant cavity and a waveguide, which are optically coupled to the gain medium, and a second portion of the second layer containing at least one other photonic component.

First claim

Opening claim text (preview).

1 - 14 . (canceled). 15 . A photonic integrated circuit comprising: at least one metallization level; a first insulating region encapsulating the at least one metallization level; a gain medium of a laser source; a second insulating region at least partially encapsulating the gain medium; and a stacked structure placed between the first and second insulating regions and comprising a first layer comprising polycrystalline or single-crystal silicon, a second layer comprising polycrystalline or single-crystal silicon, and an intermediate layer optically compatible with a wavelength of the laser source and selectively etchable relative to silicon and that separates the first layer from a first portion of the second layer, said gain medium facing at least one portion of the first layer, the first layer, the intermediate layer and the first portion of the second layer defining an assembly comprising a resonant cavity and a waveguide, which are optically coupled to said gain medium, and the second layer having a second portion comprising at least one other photonic component. 16 . The photonic integrated circuit according to claim 15 , wherein the intermediate layer has an optical absorption coefficient lower than 50 cm −1 . 17 . The photonic integrated circuit according to claim 15 , wherein the first layer and the second layer comprise single-crystal silicon, and the intermediate layer comprises an silicon-germanium alloy. 18 . The photonic integrated circuit according to claim 17 , wherein x is between 0.6 and 0.8. 19 . The photonic integrated circuit according to claim 17 , the intermediate layer has a thickness of between 10 nm and 40 nm. 20 . The photonic integrated circuit according to claim 17 , wherein the laser source has a wavelength of 1310 nm, the silicon-germanium alloy is an Si 0.7 Ge 0.3 alloy and has a thickness of 10 nm. 21 . The photonic integrated circuit according to claim 15 , wherein the second layer has a thickness of 300 nm and the first layer has a thickness of 200 nm. 22 . The photonic integrated circuit according to claim 15 , wherein the resonant cavity comprises Bragg mirrors under the gain medium. 23 . The photonic integrated circuit according to claim 15 , wherein the resonant cavity comprises Bragg mirrors exterior to the gain medium. 24 . The photonic integrated circuit according to claim 15 , wherein the second insulating region extends between the gain medium and the first layer. 25 . A photonic integrated circuit comprising: at least one metallization level; a first insulating region encapsulating the at least one metallization level; a gain medium of a laser source; a second insulating region at least partially encapsulating the gain medium; and a stacked structure placed between the first and second insulating regions and comprising a first layer comprising silicon, a second layer comprising silicon, and an intermediate layer that separates the first layer from a first portion of the second layer, said gain medium facing at least one portion of the first layer, the first layer, the intermediate layer and the first portion of the second layer defining an assembly comprising a resonant cavity and a waveguide, which are optically coupled to said gain medium, and the second layer having a second portion comprising at least one other photonic component. 26 . The photonic integrated circuit according to claim 25 , wherein the first layer and the second layer comprise single-crystal silicon, and the intermediate layer comprises an silicon-germanium alloy. 27 . The photonic integrated circuit according to claim 26 , wherein x is between 0.6 and 0.8. 28 . The photonic integrated circuit according to claim 25 , wherein the resonant cavity comprises Bragg mirrors under the gain medium. 29 . The photonic integrated circuit according to claim 25 , wherein the resonant cavity comprises Bragg mirrors exterior to the gain medium. 30 . The photonic integrated circuit according to claim 25 , wherein the second insulating region extends between the gain medium and the first layer. 31 . A process for fabricating a photonic integrated circuit, comprising: forming, above a carrier, a stack comprising an initial layer of polycrystalline or single-crystal silicon and a second layer of polycrystalline or single-crystal silicon, the first and second layers being mutually separated by a separating layer optically compatible with a wavelength of a laser source and selectively etchable relative to silicon; forming, in the second layer, at least one portion of a waveguide and at least one other photonic component; forming, facing the second layer, a first insulating region encapsulating at least one metallization level; removing the carrier; and forming the laser source comprising forming in the stack a stacked structure comprising a first layer formed by a portion of the initial layer, the second layer and an intermediate layer formed by a portion of the separating layer and separating the first layer from a first portion of the second layer, the first layer, the intermediate layer and the first portion of the second layer forming an assembly containing a resonant cavity and the waveguide, and encapsulating at least a gain medium of the laser source, wherein the gain medium optically coupled to the assembly, in a second insulating region located opposite the first insulating region relative to the stacked structure. 32 . The process according to claim 31 , wherein producing the stack comprises epitaxial growth of a layer of an Si x Ge 1-x silicon-germanium alloy to form the separating layer on a single-crystal silicon film of a silicon-on-insulator substrate, the single-crystal silicon film forming the initial layer, and epitaxial growth of single-crystal silicon on the separating layer to form the second layer. 33 . The process according to claim 31 , wherein producing at least one portion of a waveguide and at least one other photonic component comprises: partial etching of the second layer in first locations of the second layer; and in second locations of the second layer, etching through the second layer followed by etching of the separating layer, by partial etching of the initial layer and by filling of etched orifices with an insulating material to form isolating zones; and producing the stacked structure comprises etching the initial layer using the isolating zones as a stop to form the assembly and leave behind a remnant of the initial layer above the separating layer and exterior to the assembly, and etching of the remnant of the initial layer and of subjacent portions of separating layer. 34 . The process according to claim 31 , wherein encapsulating at least the gain medium comprises covering the stacked structure with an insulating material, forming above the insulating material an etched semiconductor heterostructure forming the gain medium and depositing another insulating layer above the insulating material and the heterostructure to form the second insulating region.

Assignees

Inventors

Classifications

  • Distributed Bragg reflector [DBR] lasers · CPC title

  • comprising photonic band-gap structures or photonic lattices · CPC title

  • Forward coupled structures [DFC] · CPC title

  • having positive and negative electrodes on the same side of the substrate · CPC title

  • by etching · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016233641A1 cover?
A photonic integrated circuit includes a first insulating region encapsulating at least one metallization level, a second insulating region at least partially encapsulating a gain medium of a laser source, and a stacked structure placed between the two insulating regions. The stacked structure includes a first polycrystalline or single-crystal silicon layer, a second polycrystalline or single-c…
Who is the assignee on this patent?
St Microelectronics Sa, St Microelectronics Crolles 2 Sas
What technology area does this patent fall under?
Primary CPC classification H01S5/026. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 11 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).