State of charge battery monitoring
US-2016114696-A1 · Apr 28, 2016 · US
US2016231801A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016231801-A1 |
| Application number | US-201514617719-A |
| Country | US |
| Kind code | A1 |
| Filing date | Feb 9, 2015 |
| Priority date | Feb 9, 2015 |
| Publication date | Aug 11, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This document describes techniques and apparatuses for suppressing power spikes. In some embodiments, these techniques and apparatuses determine an available amount of power that a battery is capable of providing while maintaining a particular voltage level and a requisite amount of power that components will consume to perform a task. When the requisite amount of power exceeds the available amount of power, power states of the components are altered effective to enable the battery to maintain the particular voltage level.
Opening claim text (preview).
What is claimed is: 1 . A computer-implemented method comprising: determining, for an upcoming point in time, an available amount of power that a battery of a computing device is capable of providing while maintaining a particular voltage level; determining, for the upcoming point in time, a requisite amount of power that components of the computing device will consume to perform at least a portion of a task at their respective power states; and altering, responsive to determining that the requisite amount of power exceeds the available amount of power, one or more of the components' respective power states at the upcoming point in time effective to enable the battery to maintain the particular voltage level. 2 . The computer-implemented method as described in claim 1 , wherein altering the one or more of the components' respective power states comprises altering a sequence in which the task or other tasks of the device are performed effective to reduce, at the upcoming point in time, a respective power state of at least one of the components involved in performing the tasks. 3 . The computer-implemented method as described in claim 1 , wherein altering the one or more of the components' respective power states comprises reducing a respective power state of at least one of the components. 4 . The computer-implemented method as described in claim 3 , wherein reducing the one or more of the components' respective power states negatively effects performance of the task and the method further comprises increasing, at another point in time, the one or more of the components' respective power states to mitigate the effects on performance of the task. 5 . The computer-implemented method as described in claim 4 , wherein the other point in time occurs before or after the upcoming point in time at which the requisite amount of power exceeds the available amount of power. 6 . The computer-implemented method as described in claim 1 , wherein the available amount of power is determined based on an open circuit potential, internal resistance, and load current of the battery. 7 . The computer-implemented method as described in claim 1 , wherein the particular voltage level is at or above a hard cutoff voltage level or a soft cutoff voltage level at which the computing device ceases to operate and maintaining the particular voltage level is effective to enable the computing device to continue to operate while the components consume the requisite amount of power. 8 . The computer-implemented method as described in claim 1 , further comprising selecting which of the one or more of the components' respective power states to alter based on component interdependencies associated with performing the task. 9 . The computer-implemented method as described in claim 1 , further comprising selecting a degree by which to alter the one or more of the components' respective power states based on a minimum power state of a respective component at which performance of the task is enabled. 10 . A computer-implemented method comprising: receiving a request for a device to perform, in addition to other tasks being performed by the device, an additional task having a particular priority level; determining that a requisite amount of power that resources of the device will consume to perform the additional task and other tasks exceeds an available amount of power that a battery of the device can provide; determining which ones of the other tasks have respective priority levels that are lower than the particular priority level of the additional task; identifying which ones of the resources are involved in performing the other tasks having the lower respective priority levels; and altering respective power states of at least some of the resources involved in performing the other tasks having the lower respective priority levels such that the requisite power does not exceed the available amount of power when the task is performed. 11 . The computer-implemented method as described in claim 10 , further comprising altering respective power states of resources involved with performing the additional task such that the requisite power does not exceed the available amount of power when the additional task is performed. 12 . The computer-implemented method as described in claim 10 , further comprising, prior to altering the respective power states, identifying interdependencies between the resources involved with performing the other tasks having the lower respective priority levels and resources involved with performing the additional task, and wherein altering the respective power states of at least some of the resources alters respective power states of the resources involved in performing the other tasks that are not interdependent with resources involved with performing the additional task. 13 . The computer-implemented method as described in claim 10 , further comprising determining the available amount of power that the battery of the device can provide. 14 . The computer-implemented method as described in claim 10 , wherein altering respective power states of at least some of the resources includes shutting down or idling the resources involved in performing the other tasks having the lower respective priority levels. 15 . The computer-implemented method as described in claim 10 , wherein the other tasks having the lower respective priority levels are background tasks of an operating system or application. 16 . A system comprising: a battery from which the system draws power to operate; hardware-based resources by which the system performs tasks; a power manager configured to perform operations comprising: determining, for an upcoming point in time, an available amount of power that the battery is capable of providing while maintaining a particular voltage level; determining, for the upcoming point in time, a requisite amount of power that the hardware-based resources will consume to perform one of the tasks at their respective power states; and altering, responsive to determining that the requisite amount of power exceeds the available amount of power, one or more of the hardware-based resources' respective power states at the upcoming point in time effective to enable the battery to maintain the particular voltage level. 17 . The system as described in claim 16 , wherein the power manager is configured to determine the available amount of power based on a state-of-charge, internal resistance, and load current of the battery. 18 . The system as described in claim 16 , wherein altering the one or more of the hardware-based resources' respective power states negatively effects performance of the task and the power manager is further configured to restore, at another point in time, the one or more of the hardware-based resources' respective power states to mitigate the negative effects on performance of the task. 19 . The system as described in claim 16 , wherein the particular voltage level is at or above a hard cutoff voltage level or a soft cutoff voltage level at which the system device ceases to operate and maintaining the particular voltage level is effective to enable the system to continue to operate while the hardware-based resources consume the requisite amount of power. 20 . The system as described in claim 16 , wherein the hardware-based resources of the system comprise at least one of a processing resource, memory resource, display resource, graphics processing resource, communication resource, or mas
by task scheduling · CPC title
by switching off individual functional units in the computer system · CPC title
Monitoring battery levels, e.g. power saving mode being initiated when battery voltage goes below a certain level · CPC title
for determining the ability of a battery to perform a critical function, e.g. cranking · CPC title
Monitoring of events, devices or parameters that trigger a change in power modality · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.