Isolation structure for mems 3d ic integration
US-2016145095-A1 · May 26, 2016 · US
US2016229692A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016229692-A1 |
| Application number | US-201514643183-A |
| Country | US |
| Kind code | A1 |
| Filing date | Mar 10, 2015 |
| Priority date | Feb 6, 2015 |
| Publication date | Aug 11, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor structure and a method for manufacturing the same are provided. The semiconductor structure comprises a base substrate and a MEMS structure. The base substrate comprises a CMOS structure. The MEMS structure is formed on the base substrate adjacent to the CMOS structure. The MEMS structure is connected to the CMOS structure. The MEMS structure comprises a membrane and a backplate. The base substrate has a cavity corresponding to the MEMS structure.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor structure, comprising: a base substrate comprising a CMOS structure; and a MEMS structure formed on the base substrate adjacent to the CMOS structure, wherein the MEMS structure is connected to the CMOS structure, and the MEMS structure comprises: a membrane made of doped polysilicon; and a backplate; wherein the base substrate has a cavity corresponding to the MEMS structure. 2 . The semiconductor structure according to claim 1 , wherein the backplate has a plurality of through holes, and the backplate comprises an electrode layer and a support layer supporting the electrode layer. 3 . The semiconductor structure according to claim 1 , wherein the MEMS structure further comprises: an air gap between the membrane and the backplate. 4 . The semiconductor structure according to claim 1 , further comprising: vias and a conductive layer formed above the MEMS structure and the CMOS structure, wherein the membrane and the backplate are connected to the CMOS structure by the vias and the conductive layer. 5 . A method for manufacturing a semiconductor structure, comprising: providing a base substrate and a temporary substrate, wherein the base substrate comprises a CMOS structure, and the temporary substrate comprises a carrier layer, a membrane layer, and a backplate for a MEMS structure; bonding the temporary substrate with the base substrate; forming a membrane for the MEMS structure by patterning the membrane layer; connecting the membrane and the backplate to the CMOS structure; and forming a cavity corresponding to the MEMS structure in the base substrate. 6 . The method according to claim 5 , wherein forming the membrane is carried out before bonding the temporary substrate with the base substrate, and the method further comprises: after bonding the temporary substrate with the base substrate, removing the carrier layer. 7 . The method according to claim 5 , wherein forming the membrane is carried out after bonding the temporary substrate with the base substrate, and the method further comprises: after bonding the temporary substrate with the base substrate and before forming the membrane, removing the carrier layer. 8 . The method according to claim 5 , wherein the membrane layer is made of doped polysilicon. 9 . The method according to claim 5 , wherein the backplate has a plurality of through holes, the backplate comprises an electrode layer and a support layer supporting the electrode layer. 10 . The method according to claim 9 , wherein before forming the cavity, the through holes are plugged up by an oxide, and the oxide is removed at the same step of forming an air gap for the MEMS structure. 11 . The method according to claim 5 , wherein the temporary substrate further comprises a sacrificial layer between the membrane layer and the backplate, and the method further comprises: forming an air gap for the MEMS structure by removing a part of the sacrificial layer. 12 . The method according to claim 5 , wherein the membrane and the backplate are connected to the CMOS structure by vias and a conductive layer above the MEMS structure and the CMOS structure. 13 . The method according to claim 12 , further comprising: forming a hard mask layer on the conductive layer, wherein the hard mask layer has an opening corresponding to the MEMS structure. 14 . The method according to claim 5 , further comprising: before forming the cavity, forming a protective layer over the MEMS structure and the CMOS structure, thinning a base of the base substrate, and forming an opening in the base, wherein the cavity is formed by extending the opening.
Diaphragms, membranes (manufacture process for semi-permeable inorganic membranes B01D67/0039) · CPC title
Transducers for transforming electrical into mechanical energy or vice versa (dynamo-electric machines H02K99/00; electrostatic machines H02N1/00; piezoelectric devices H10N30/00) · CPC title
Diaphragms, i.e. structures separating two media that can control the passage from one medium to another; Membranes, i.e. diaphragms with filtering function · CPC title
Forming interconnections between the electronic processing unit and the micromechanical structure · CPC title
Joining a substrate with an electronic processing unit and a substrate with a micromechanical structure · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.