Test device for eliminating electrostatic charges

US2016209461A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016209461-A1
Application numberUS-201514597416-A
CountryUS
Kind codeA1
Filing dateJan 15, 2015
Priority dateJan 15, 2015
Publication dateJul 21, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a test device for eliminating electrostatic charges, an elimination integrated circuit (IC) has a plurality of first pins, a second pin and a third pin. The first pins are respectively connected with a plurality of fourth pins of at least one tested integrated circuit (IC), and electrostatic charges are on a surface of the tested IC. The third pin is connected with ground. The fourth pins respectively contact a plurality of probes of a tester. The second pin receives a turn-on signal, the elimination IC uses the turn-on signal to form conduction paths between the tested IC and ground and to discharge the electrostatic charges to ground through the first pins and the third pin. Then, the second pin receives a turn-off signal, the elimination IC uses the turn-off signal to cut off the conduction paths and the tester tests the tested IC.

First claim

Opening claim text (preview).

What is claimed is: 1 . A test device for eliminating electrostatic charges comprising: an elimination integrated circuit (IC) having a plurality of first pins, a second pin and a third pin, and said first pins are respectively connected with a plurality of fourth pins of at least one tested integrated circuit (IC), and electrostatic charges are on a surface of said tested IC, and said third pin is connected with ground, and said second pin sequentially receives a turn-on signal and a turn-off signal, and when said second pin receives said turn-on signal, said elimination IC uses said turn-on signal to form conduction paths between said tested IC and said ground and to discharge said electrostatic charges to said ground through said first pins and said third pin; and a tester having a plurality of probes, and said probes respectively contact said fourth pins, and when said second pin receives said turn-off signal, said elimination IC uses said turn-off signal to cut off said conduction paths and said tester tests said tested IC. 2 . The test device for eliminating electrostatic charges according to claim 1 , wherein said elimination IC further comprises a plurality of electrical switches respectively connected with said first pins, and said electrical switches are connected with said second pin and said third pin, and when said electrical switches receive said turn-on signal through said second pin, said turn-on signal turns on said electrical switches to discharge said electrostatic charges, and when said electrical switches receive said turn-off signal through said second pin, said turn-off signal turns off said electrical switches to cut off said conduction paths. 3 . The test device for eliminating electrostatic charges according to claim 2 , wherein parasitic resistance of said electrical switches is larger and current caused by said electrostatic charges through said electrical switches is lower; and parasitic resistance of said electrical switches is smaller and current caused by said electrostatic charges through said electrical switches is higher. 4 . The test device for eliminating electrostatic charges according to claim 2 , wherein said electrical switches are Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs). 5 . The test device for eliminating electrostatic charges according to claim 4 , wherein a source and a drain of each said MOSFET are respectively connected with said first pin and said third pin, and a gate of each said MOSFET is connected with said second pin. 6 . The test device for eliminating electrostatic charges according to claim 4 , wherein a drain and a source of each said MOSFET are respectively connected with said first pin and said third pin, and a gate of each said MOSFET is connected with said second pin. 7 . The test device for eliminating electrostatic charges according to claim 4 , wherein when said turn-on signal and said turn-off signal are respectively a high-level voltage signal and a low-level voltage signal, said MOSFETs are N-channel Metal-Oxide-Semiconductor Field-Effect Transistors (NMOSFETs), and when said turn-off signal and said turn-on signal are respectively a high-level voltage signal and a low-level voltage signal, said MOSFETs are P-channel Metal-Oxide-Semiconductor Field-Effect Transistors (PMOSFETs). 8 . The test device for eliminating electrostatic charges according to claim 1 , further comprises a platform, and said tested IC and said elimination IC are placed on said platform. 9 . The test device for eliminating electrostatic charges according to claim 1 , further comprises at least one robot arm holds said tested IC and places it on said platform. 10 . The test device for eliminating electrostatic charges according to claim 9 , wherein said electrostatic charges are generated due to a fact that said robot arm or a human body rubs said tested IC. 11 . The test device for eliminating electrostatic charges according to claim 1 , wherein said at least one tested IC is a plurality of tested ICs, and said fourth pins of each said tested IC are respectively connected with said first pins, and said fourth pins of each said tested IC are respectively connected with said probes.

Assignees

Inventors

Classifications

  • Interfaces, e.g. between probe and tester (G01R31/31905 and G01R1/07364 take precedence) · CPC title

  • Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections (G01R31/31717 takes precedence; test of chip-to-PCB or lead-to-PCB connections G01R31/66) · CPC title

  • H05K9/0079Primary

    Electrostatic discharge protection, e.g. ESD treated surface for rapid dissipation of charges · CPC title

  • responsive to excess voltage appearing at terminals of integrated circuits · CPC title

  • H05F3/00Primary

    Carrying-off electrostatic charges ({from shoes A43B7/36}; from living beings A61N1/14; {from tyres B60C19/08; from vehicles B60R16/06; from aircraft B64D45/02; from large containers B65D90/46}) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016209461A1 cover?
In a test device for eliminating electrostatic charges, an elimination integrated circuit (IC) has a plurality of first pins, a second pin and a third pin. The first pins are respectively connected with a plurality of fourth pins of at least one tested integrated circuit (IC), and electrostatic charges are on a surface of the tested IC. The third pin is connected with ground. The fourth pins re…
Who is the assignee on this patent?
Amazing Microelectronic Corp
What technology area does this patent fall under?
Primary CPC classification G01R31/2853. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jul 21 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).