Method for sharing a storage device among multiple processors and associated electronic device
US-2024211415-A1 · Jun 27, 2024 · US
US2016188453A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016188453-A1 |
| Application number | US-201514902596-A |
| Country | US |
| Kind code | A1 |
| Filing date | May 28, 2015 |
| Priority date | May 28, 2014 |
| Publication date | Jun 30, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory pool management method includes: allocating a plurality of memory pools in a memory device according to information about a plurality of computing units, wherein the computing units are independently executed on a same processor; and assigning one of the memory pools to one of the computing units, wherein at least one of the memory pools is shared among different computing units of the computing units.
Opening claim text (preview).
1 . A memory pool management method comprising: allocating a plurality of memory pools in a memory device according to information about a plurality of computing units, wherein the computing units are independently executed on a same processor; and assigning one of the memory pools to one of the computing units, wherein at least one of the memory pools is shared among different computing units of the computing units. 2 . The memory pool management method of claim 1 , wherein a number of the memory pools is not smaller than a number of the computing units. 3 . The memory pool management method of claim 2 , wherein assigning one of the memory pools to one of the computing units comprises: at a start of a computing unit of the computing units, searching the memory pools for an ever-used memory pool; and when the ever-used memory pool is found in the memory pools, assigning the ever-used memory pool to the computing unit. 4 . The memory pool management method of claim 3 , wherein the ever-used memory pool is a most frequently used memory pool among the memory pools. 5 . The memory pool management method of claim 3 , wherein assigning one of the memory pools to one of the computing units further comprises: when the ever-used memory pool is not found in the memory pools, assigning a not-yet-used memory pool in the memory pools to the computing unit. 6 . The memory pool management method of claim 1 , wherein a number of the memory pools is smaller than a number of the computing units. 7 . The memory pool management method of claim 6 , wherein assigning one of the memory pools to one of the computing units comprises: at a start of a computing unit of the computing units, searching the memory pools for an ever-used memory pool; and when the ever-used memory pool is found in the memory pools, assigning the ever-used memory pool to the computing unit. 8 . The memory pool management method of claim 7 , wherein the ever-used memory pool is a most frequently used memory pool among the memory pools. 9 . The memory pool management method of claim 7 , wherein assigning one of the memory pools to one of the computing units further comprises: when the ever-used memory pool is not found in the memory pools, searching the memory pools for a not-yet-used memory pool; and when the not-yet-used memory pool is found in the memory pools, assigning the not-yet-used memory pool to the computing unit. 10 . The memory pool management method of claim 7 , wherein assigning one of the memory pools to one of the computing units further comprises: when the not-yet-used memory pool is not found in the memory pools, waiting for a released memory pool in the memory pools; and when the released memory pool is available, assigning the released memory pool to the computing unit. 11 . A non-transitory machine readable medium having a program code stored therein, wherein when executed by a processor, the program code instructs the processor to perform following steps: allocating a plurality of memory pools in a memory device according to information about a plurality of computing units, wherein the computing units are independently executed on the processor; and assigning one of the memory pools to one of the computing units, wherein at least one of the memory pools is shared among different computing units of the computing units. 12 . The non-transitory machine readable medium of claim 11 , wherein a number of the memory pools is not smaller than a number of the computing units. 13 . The non-transitory machine readable medium of claim 12 , wherein assigning one of the memory pools to one of the computing units comprises: at a start of a computing unit of the computing units, searching the memory pools for an ever-used memory pool; and when the ever-used memory pool is found in the memory pools, assigning the ever-used memory pool to the computing unit. 14 . The non-transitory machine readable medium of claim 13 , wherein the ever-used memory pool is a most frequently used memory pool among the memory pools. 15 . The non-transitory machine readable medium of claim 13 , wherein assigning one of the memory pools to one of the computing units further comprises: when the ever-used memory pool is not found in the memory pools, assigning a not-yet-used memory pool in the memory pools to the computing unit. 16 . The non-transitory machine readable medium of claim 11 , wherein a number of the memory pools is smaller than a number of the computing units. 17 . The non-transitory machine readable medium of claim 16 , wherein assigning one of the memory pools to one of the computing units comprises: at a start of a computing unit of the computing units, searching the memory pools for an ever-used memory pool; and when the ever-used memory pool is found in the memory pools, assigning the ever-used memory pool to the computing unit. 18 . The non-transitory machine readable medium of claim 17 , wherein the ever-used memory pool is a most frequently used memory pool among the memory pools. 19 . The non-transitory machine readable medium of claim 17 , wherein assigning one of the memory pools to one of the computing units further comprises: when the ever-used memory pool is not found in the memory pools, searching the memory pools for a not-yet-used memory pool; and when the not-yet-used memory pool is found in the memory pools, assigning the not-yet-used memory pool to the computing unit. 20 . The non-transitory machine readable medium of claim 17 , wherein assigning one of the memory pools to one of the computing units further comprises: when the not-yet-used memory pool is not found in the memory pools, waiting for a released memory pool in the memory pools; and when the released memory pool is available, assigning the released memory pool to the computing unit. 21 . A memory pool management apparatus comprising: an allocating circuit, arranged to allocate a plurality of memory pools in a memory device according to information about a plurality of computing units, wherein the computing units are independently executed on a same processor; and a dispatching circuit, arranged to assign one of the memory pools to one of the computing units, wherein at least one of the memory pools is shared among different computing units of the computing units. 22 . The memory pool management apparatus of claim 21 , wherein a number of the memory pools is not smaller than a number of the computing units. 23 . The memory pool management apparatus of claim 22 , wherein at a start of a computing unit of the computing units, the dispatching circuit is arranged to search the memory pools for an ever-used memory pool; and when the ever-used memory pool is found in the memory pools, the dispatching circuit is arranged to assign the ever-used memory pool to the computing unit. 24 . The memory pool management apparatus of claim 23 , wherein the ever-used memory pool is a most frequently used memory pool among the memory pools. 25 . The memory pool management apparatus of claim 23 , wherein when the ever-used memory pool is not found in the memory pools, the dispatching circuit is arranged to assign a not-yet-used memory pool in the memory pools to the computing unit. 26 . The memory pool management apparatus of claim 21 , wherein a number of the memory pools is smaller than a number of the computing units.
using a common memory, e.g. mailbox · CPC title
Space efficiency improvement · CPC title
Free address space management · CPC title
Data buffering arrangements · CPC title
Replacement control · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.