Display device and driving method thereof

US2016180789A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016180789-A1
Application numberUS-201514820458-A
CountryUS
Kind codeA1
Filing dateAug 6, 2015
Priority dateDec 22, 2014
Publication dateJun 23, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A driving method of a display device includes: generating output image data by the signal controller by either reducing vertical resolution of input image data of one frame by 1/k (k is a natural number) or receiving input image data with its vertical resolution reduced by 1/k and processing the input image data to generate output image data; generating a data voltage based on the output image data by the data driver to apply the data voltage to the data line; and applying gate-on voltage pulses to k adjacent gate lines by the gate driver corresponding to respective image data of the output image data, wherein the output image data corresponding to some pixel rows of the output image data are shifted to left or right by at least one pixel and are output to the data driver in a first frame.

First claim

Opening claim text (preview).

What is claimed is: 1 . A driving method of a display device, the display device comprising: a plurality of gate lines; a plurality of data lines; a plurality of pixels comprising switching elements coupled to the gate and data lines; a data driver; a gate driver; and a signal controller configured to control the data driver and the gate driver, the method comprising: generating output image data by the signal controller by either reducing vertical resolution of input image data of one frame by 1/k (k is a natural number) or receiving input image data with its vertical resolution reduced by 1/k and processing the input image data to generate output image data; generating a data voltage based on the output image data by the data driver to apply the data voltage to the data line; and applying gate-on voltage pulses to k adjacent gate lines by the gate driver corresponding to respective image data of the output image data, wherein the output image data corresponding to some pixel rows of the output image data are shifted to left or right by at least one pixel and are output to the data driver in a first frame. 2 . The driving method of claim 1 , wherein the output image data corresponding to a predetermined number of pixel rows are shifted left or right by at least one pixel and are output to the data driver. 3 . The driving method of claim 2 , wherein the predetermined number of the pixel rows is 2k (k is a natural number of 1 or more). 4 . The driving method of claim 2 , wherein the output image data is shifted left or right for the first frame. 5 . The driving method of claim 4 , wherein a frame where the output image data is shifted left and a frame where the output image data is shifted right are alternated by at least one frame. 6 . The driving method of claim 4 , wherein, in a second frame, the output image data corresponding to the pixels rows are not shifted left or right. 7 . The driving method of claim 6 , wherein the first frame and the second frame are alternated by at least one frame. 8 . The driving method of claim 6 , wherein a frame where the output image data are shifted left, a frame where the output image data are shifted right, and the second frame are alternated. 9 . The driving method of claim 2 , wherein, for the first frame, the output image data shifted left and the output image data shifted right among the output data shifted in the first frame are alternated in a column direction. 10 . The driving method of claim 9 , wherein, in a second frame, the output image data corresponding to the pixels rows are not shifted left or right. 11 . The driving method of claim 10 , wherein the first frame and the second frame are alternated every at least one frame. 12 . The driving method of claim 1 , wherein, in the first frame, the gate-on voltage pulses are applied to at least two of the k adjacent gate lines at different times. 13 . The driving method of claim 12 , wherein the output image data comprises first output image data and second output image data that are sequentially output, the k adjacent gate lines for transmitting the gate-on voltage pulses corresponding to the first output image data comprises a first gate line and a second gate line, the k adjacent gate lines for transmitting the gate-on voltage pulses corresponding to the second output image data comprises a third gate line and a fourth gate line, and a time at which the gate-on voltage pulse begins to be applied to the second gate line is between a time at which the gate-on voltage pulse begins to be applied to the first gate line and a time at which the gate-on voltage pulse begins to be applied to the third gate line. 14 . The driving method of claim 13 , wherein the first gate line transmits the gate-on voltage pulse while being synchronized with an output time of the first output image data, and the third gate line transmits the gate-on voltage pulse while being synchronized with an output time of the second output image data. 15 . The driving method of claim 14 , wherein the output image data comprises reduced data of odd-numbered rows or reduced interpolated data of the odd-numbered rows, the reduced data of the odd-numbered rows are generated by extracting the odd-numbered rows of the input image data, and the reduced interpolated data of the odd-numbered rows is generated by interpolating input image data of even-numbered rows before the odd-numbered rows and the input image data of the even-numbered rows after the odd-numbered rows. 16 . The driving method of claim 13 , wherein lengths of overlap periods of the gate-on voltage pulse applied to the second gate line and the gate-on voltage pulse applied to the first gate line are different in adjacent frames. 17 . A display device comprising: a plurality of gate lines and a plurality of data lines; a plurality of pixels comprising switching elements coupled to the gate and data lines; a signal controller configured to generate output image data by reducing vertical resolution of input image data of one frame to 1/k (k is a natural number) or receiving input image data with the vertical resolution reduced by 1/k and processing the input image data to generate output image data; a data driver configured to generate a data voltage based on the output image data to apply the data voltage to the data line; and a gate driver configured to apply a gate-on voltage pulse to k adjacent gate lines corresponding to respective image data of the output image data, wherein the signal controller shifts the output image data corresponding to some pixel rows of the output image data left or right by at least one pixel to output it to the data driver in a first frame. 18 . The display device of claim 17 , wherein the output image data corresponding to a predetermined number of pixel rows are shifted left or right by at least one pixel and are output to the data driver. 19 . The display device of claim 18 , wherein the predetermined number of the pixel rows is 2k pixel rows (k is a natural number of 1 or more). 20 . The display device of claim 19 , wherein in the first frame, the gate-on voltage pulse is applied to at least two gate lines of the k adjacent gate lines at different times. 21 . The display device of claim 20 , wherein the output image data comprises first output image data and second output image data that are sequentially outputted, the k adjacent gate lines for transmitting the gate-on voltage pulses corresponding to the first output image data comprise a first gate line and a second gate line, the k adjacent gate lines for transmitting the gate-on voltage pulses corresponding to the second output image data comprises a third gate line and a fourth gate line, and a time at which the gate-on voltage pulse begins to be applied to the second gate line is between a time at which the gate-on voltage pulse begins to be applied to the first gate line and a time at which the gate-on voltage pulse begins to be applied to the third gate line.

Assignees

Inventors

Classifications

  • using liquid crystals · CPC title

  • using an active matrix · CPC title

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • G09G3/003Primary

    to produce spatial visual effects · CPC title

  • Improving the response speed · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016180789A1 cover?
A driving method of a display device includes: generating output image data by the signal controller by either reducing vertical resolution of input image data of one frame by 1/k (k is a natural number) or receiving input image data with its vertical resolution reduced by 1/k and processing the input image data to generate output image data; generating a data voltage based on the output image …
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).