Radio frequency identification (rfid) based defect detection in ssds

US2016180122A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016180122-A1
Application numberUS-201414574345-A
CountryUS
Kind codeA1
Filing dateDec 17, 2014
Priority dateDec 17, 2014
Publication dateJun 23, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods and apparatus related to authenticating and/or detecting defect(s) in SSDs (or other electronic components) based on information from an RFID (Radio Frequency Identification) tag are described. In one embodiment, non-volatile memory stores one or more parameters corresponding to an electronic component. Logic then reports the one or more parameters to a Radio Frequency Identification (RFID) reader device while the electronic component is powered off or not operational. Other embodiments are also disclosed and claimed.

First claim

Opening claim text (preview).

1 . An apparatus comprising: non-volatile memory to store one or more parameters corresponding to an electronic component; logic to report the one or more parameters to a Radio Frequency Identification (RFID) reader device while the electronic component is powered off or not operational. 2 . The apparatus of claim 1 , wherein an RFID tag coupled to the electronic component is to comprise the non-volatile memory and the logic. 3 . The apparatus of claim 1 , wherein a passive RFID tag coupled to the electronic component is to comprise the non-volatile memory and the logic, wherein the passive RFID tag is to operate in response to Radio Frequency (RF) energy originating from the RFID reader device. 4 . The apparatus of claim 1 , comprising logic to write the one or more parameters to the non-volatile memory when the electronic component is powered and operational. 5 . The apparatus of claim 1 , wherein an RFID tag coupled to the electronic component is to comprise the non-volatile memory and the logic and wherein a Solid State Drive (SSD) is to comprise the RFID tag. 6 . The apparatus of claim 1 , wherein the one or more parameters are to comprise one or more of: a part number, one or more critical errors, and one or more of end of life indicators. 7 . The apparatus of claim 1 , wherein the non-volatile memory, the logic, and a Solid State Drive (SSD) are on a same integrated circuit device. 8 . The apparatus of claim 1 , wherein the electronic component is to comprise non-volatile memory. 9 . The apparatus of claim 8 , wherein the non-volatile memory is to comprise one of: nanowire memory, Ferro-electric transistor random access memory (FeTRAM), magnetoresistive random access memory (MRAM), flash memory, Spin Torque Transfer Random Access Memory (STTRAM), Resistive Random Access Memory, Phase Change Memory (PCM), and byte addressable 3-Dimensional Cross Point Memory. 10 . The apparatus of claim 1 , wherein an SSD is to comprise the non-volatile memory and the logic. 11 . A method comprising: storing one or more parameters corresponding to an electronic component in non-volatile memory; reporting the one or more parameters to a Radio Frequency Identification (RFID) reader device while the electronic component is powered off or not operational. 12 . The method of claim 11 , further comprising a passive RFID tag operating in response to Radio Frequency (RF) energy originating from the RFID reader device. 13 . The method of claim 11 , further comprising writing the one or more parameters to the non-volatile memory when the electronic component is powered and operational. 14 . The method of claim 11 , wherein the one or more parameters comprise one or more of: a part number, one or more critical errors, and one or more of end of life indicators. 15 . The method of claim 11 , wherein the electronic component comprises one of: a Solid State Drive (SSD), a hard disk drive, optical or mechanical storage device, nanowire memory, Ferro-electric transistor random access memory (FeTRAM), magnetoresistive random access memory (MRAM), flash memory, Spin Torque Transfer Random Access Memory (STTRAM), Resistive Random Access Memory, PCM, and byte addressable 3-Dimensional Cross Point Memory. 16 . A system comprising: non-volatile memory; and at least one processor core to access the non-volatile memory; the non-volatile memory to store one or more parameters corresponding to an electronic component; logic to report the one or more parameters to a Radio Frequency Identification (RFID) reader device while the electronic component is powered off or not operational. 17 . The system of claim 16 , wherein an RFID tag coupled to the electronic component is to comprise the non-volatile memory and the logic. 18 . The system of claim 16 , wherein a passive RFID tag coupled to the electronic component is to comprise the non-volatile memory and the logic, wherein the passive RFID tag is to operate in response to Radio Frequency (RF) energy originating from the RFID reader device. 19 . The system of claim 16 , comprising logic to write the one or more parameters to the non-volatile memory when the electronic component is powered and operational. 20 . The system of claim 16 , wherein an RFID tag coupled to the electronic component is to comprise the non-volatile memory and the logic and wherein a Solid State Drive (SSD) is to comprise the RFID tag. 21 . The system of claim 16 , wherein the one or more parameters are to comprise one or more of: a part number, one or more critical errors, and one or more of end of life indicators. 22 . The system of claim 16 , wherein the non-volatile memory, the logic, and an SSD are on a same integrated circuit device. 23 . The system of claim 16 , wherein the electronic component is to comprise one of: a Solid State Drive (SSD), a hard disk drive, optical or mechanical storage device, nanowire memory, Ferro-electric transistor random access memory (FeTRAM), magnetoresistive random access memory (MRAM), flash memory, Spin Torque Transfer Random Access Memory (STTRAM), Resistive Random Access Memory, PCM, and byte addressable 3-Dimensional Cross Point Memory. 24 . The system of claim 16 , wherein an SSD is to comprise the non-volatile memory and the logic.

Assignees

Inventors

Classifications

  • the sensing being preceded by at least one preliminary step · CPC title

  • the record carrier comprising an arrangement for non-contact communication, e.g. wireless communication circuits on transponder cards, non-contact smart cards or RFIDs · CPC title

  • setting parameters for the interrogator, e.g. programming parameters and operating modes · CPC title

  • at least one of the integrated circuit chips comprising a sensor or an interface to a sensor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016180122A1 cover?
Methods and apparatus related to authenticating and/or detecting defect(s) in SSDs (or other electronic components) based on information from an RFID (Radio Frequency Identification) tag are described. In one embodiment, non-volatile memory stores one or more parameters corresponding to an electronic component. Logic then reports the one or more parameters to a Radio Frequency Identification (R…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06K7/10118. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).