Holistic global performance and power management

US2016179162A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016179162-A1
Application numberUS-201414580150-A
CountryUS
Kind codeA1
Filing dateDec 22, 2014
Priority dateDec 22, 2014
Publication dateJun 23, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods and apparatus to provide holistic global performance and power management are described. In an embodiment, logic (e.g., coupled to each compute node of a plurality of compute nodes) causes determination of a policy for power and performance management across the plurality of compute nodes. The policy is coordinated across the plurality of compute nodes to manage a job to one or more objective functions, where the job includes a plurality of tasks that are to run concurrently on the plurality of compute nodes. Other embodiments are also disclosed and claimed.

First claim

Opening claim text (preview).

1 . An apparatus comprising: logic, coupled to each node of a plurality of nodes, to cause determination of a policy for power and performance management to transmit to the plurality of nodes, wherein the policy is to cause coordination of power and performance management across the plurality of nodes, wherein the policy is to manage a job to one or more objective functions, wherein the job is to comprise a plurality of tasks that are to run concurrently on the plurality of nodes. 2 . The apparatus of claim 1 , wherein the logic is to determine a separate policy for each of the plurality of nodes. 3 . The apparatus of claim 1 , wherein the logic is to determine a separate policy for at least a portion of each of the plurality of nodes. 4 . The apparatus of claim 1 , wherein the one or more objective functions are to comprise one or more of: maximize performance while meeting a power cap, maximize energy efficiency while meeting a power cap, minimize performance differences between the plurality of nodes while meeting a power cap, maximize performance, or maximize efficiency, or maximize performance and maximize efficiency while meeting a power cap. 5 . The apparatus of claim 1 , wherein the logic is to operate in accordance with hierarchical machine learning operations. 6 . The apparatus of claim 1 , wherein the logic is to perform one or more operations to solve one or more of: a load imbalance problem, a scalability problem, or a flexibility problem. 7 . The apparatus of claim 1 , wherein the policy is to coordinate power and performance management across all nodes in the job. 8 . The apparatus of claim 1 , wherein the policy is to coordinate power and performance management across all nodes in the job and across software and hardware abstraction layers. 9 . The apparatus of claim 1 , wherein the logic is to determine the policy in accordance with a stochastic policy gradients technique. 10 . The apparatus of claim 1 , wherein the plurality of nodes are to form a cabinet, wherein the policy is decomposed hierarchically among one or more cabinets and then among the plurality of nodes. 11 . The apparatus of claim 1 , further comprising a scalable overlay network to couple the plurality of nodes. 12 . The apparatus of claim 1 , further comprising a scalable overlay network to couple the plurality of nodes, wherein the scalable overlay network is to provide aggregation of power or performance telemetry and dissemination of control. 13 . The apparatus of claim 1 , wherein a System On Chip (SOC) integrated circuit is to comprise the logic and memory. 14 . The apparatus of claim 1 , wherein each node of the plurality of nodes is to comprise one or more of: a processor, having one or more processor cores, a graphics processing unit, having one or more processor cores, a connection to a network fabric, a log in component, a service component, memory, or an input/output device. 15 . A method comprising: causing determination of a policy for power and performance management for each node of a plurality of nodes; and transmitting the policy to the plurality of nodes, wherein the policy causes coordination of power and performance management across the plurality of nodes, wherein the policy manages a job to one or more objective functions, wherein the job comprises a plurality of tasks that are to run concurrently on the plurality of nodes. 16 . The method of claim 15 , further comprising determining a separate policy for each of the plurality of nodes. 17 . The method of claim 15 , further comprising determining a separate policy for at least a portion of each of the plurality of nodes. 18 . The method of claim 15 , wherein the one or more objective functions comprise one or more of: maximize performance while meeting a power cap, maximize energy efficiency while meeting a power cap, minimize performance differences between the plurality of nodes while meeting a power cap, maximize performance, or maximize efficiency, or maximize performance and maximize efficiency while meeting a power cap. 19 . The method of claim 15 , wherein the determination operates in accordance with hierarchical machine learning operations. 20 . The method of claim 15 , wherein the determination is performed to solve one or more of: a load imbalance problem, a scalability problem, or a flexibility problem. 21 . The method of claim 15 , further comprising the policy coordinating power and performance management across all nodes in the job. 22 . The method of claim 15 , further comprising the policy coordinating power and performance management across all nodes in the job and across software and hardware abstraction layers. 23 . A computer-readable medium comprising one or more instructions that when executed on a processor configure the processor to perform one or more operations to: cause determination of a policy for power and performance management for each node of a plurality of nodes; and transmit the policy to the plurality of nodes, wherein the policy causes coordination of power and performance management across the plurality of nodes, wherein the policy manages a job to one or more objective functions, wherein the job comprises a plurality of tasks that are to run concurrently on the plurality of nodes. 24 . The computer-readable medium of claim 23 , further comprising one or more instructions that when executed on the processor configure the processor to perform one or more operations to cause determination of a separate policy for each of the plurality of nodes. 25 . The computer-readable medium of claim 23 , further comprising one or more instructions that when executed on the processor configure the processor to perform one or more operations to cause determination of a separate policy for at least a portion of each of the plurality of nodes.

Assignees

Inventors

Classifications

  • G06F9/4893Primary

    taking into account power or heat criteria (power management in computers in general G06F1/3203; thermal management in computers in general G06F1/206) · CPC title

  • G06F1/3203Primary

    Power management, i.e. event-based initiation of a power-saving mode · CPC title

  • where the allocation takes into account power or heat criteria (power management in computers in general G06F1/3203; thermal management in computers in general G06F1/206) · CPC title

  • Power saving in display device · CPC title

  • by lowering clock frequency · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016179162A1 cover?
Methods and apparatus to provide holistic global performance and power management are described. In an embodiment, logic (e.g., coupled to each compute node of a plurality of compute nodes) causes determination of a policy for power and performance management across the plurality of compute nodes. The policy is coordinated across the plurality of compute nodes to manage a job to one or more obj…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F9/4893. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).