Low overhead paged memory runtime protection
US-9268707-B2 · Feb 23, 2016 · US
Low overhead paged memory runtime protection
US2016170902A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016170902-A1 |
| Application number | US-201615051213-A |
| Country | US |
| Kind code | A1 |
| Filing date | Feb 23, 2016 |
| Priority date | Dec 29, 2012 |
| Publication date | Jun 16, 2016 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Methods and apparatus relating to low overhead paged memory runtime protection are described. In an embodiment, permission information for guest physical mapping are received prior to utilization of paged memory by an Operating System (OS) based on the guest physical mapping. The permission information is provided through an Extended Page Table (EPT). Other embodiments are also described.
First claim
Opening claim text (preview).
1 . A computing device comprising: logic to receive permission information for guest physical mapping prior to utilization of paged memory by an Operating System (OS) based on the guest physical mapping; and logic to examine an OS Global Partition Table (GPT) to determine whether an expected Guest Virtual Address (GVA) is present in the GPT in response to a mismatch between a fault GVA and the expected GVA. 2 . The computing device of claim 1 , wherein critical code a…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F12/109Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2016170902A1 cover?
- Methods and apparatus relating to low overhead paged memory runtime protection are described. In an embodiment, permission information for guest physical mapping are received prior to utilization of paged memory by an Operating System (OS) based on the guest physical mapping. The permission information is provided through an Extended Page Table (EPT). Other embodiments are also described.
- Who is the assignee on this patent?
- Intel Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F12/109. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Thu Jun 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).