Laminate and application thereof

US2016167337A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016167337-A1
Application numberUS-201615052122-A
CountryUS
Kind codeA1
Filing dateFeb 24, 2016
Priority dateAug 30, 2013
Publication dateJun 16, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a temporary bonding layer laminate for producing a semiconductor device, which can reliably and easily provide a temporary support for the device wafer when the device wafer is subjected to a mechanical or chemical treatment and can easily provide a release from the temporary support for the device wafer while not damaging the device wafer even after undergoing a process at a high temperature; and a composition for forming a protective layer, a composition for forming a release layer, and a kit, each of which is used for the production of the laminate. The laminate has a device wafer, a protective layer, a release layer, and a support substrate in this order, in which the protective layer is in contact only with the device wafer and the release layer, the release layer is in contact only with the protective layer and the support substrate, and the release layer contains a fluorine atom and/or a silicon atom.

First claim

Opening claim text (preview).

What is claimed is: 1 . A laminate comprising: a device wafer; a protective layer; a release layer; and a support substrate in this order, wherein the protective layer is in contact only with the device wafer and the release layer, the release layer is in contact only with the protective layer and the support substrate, and the release layer contains a fluorine atom and/or a silicon atom. 2 . The laminate according to claim 1 , wherein the release layer has a three-dimensional crosslinked product containing a fluorine atom and/or a silicon atom. 3 . The laminate according to claim 1 , wherein the release layer includes a three-dimensional crosslinked product and 50% by mass or more of the three-dimensional crosslinked product is constituted with fluorine atoms. 4 . The laminate according to claim 1 , wherein the release layer includes at least one of a radical polymerization product of a bifunctional or higher functional radically polymerizable monomer or oligomer containing a fluorine atom and a condensate of an alkoxysilane compound containing a fluorine atom. 5 . The laminate according to claim 1 , wherein the protective layer includes a thermoplastic resin. 6 . The laminate according to claim 5 , wherein the thermoplastic resin includes at least one of a polycarbonate resin, a polystyrene resin, and a polystyrene copolymerized resin. 7 . The laminate according to claim 1 , wherein the softening point of the protective layer is 200° C. or lower. 8 . The laminate according to claim 1 , wherein the protective layer further includes a plasticizer. 9 . The laminate according to claim 1 , wherein the protective layer further includes an antioxidant. 10 . The laminate according to claim 1 , wherein at least one of the release layer and the protective layer further includes a polymer compound containing a fluorine atom with a non-three-dimensional crosslinked structure. 11 . The laminate according to claim 1 , wherein the average thickness of the device wafer is 500 μm or more. 12 . The laminate according claim 1 , wherein the average thickness of the device wafer is less than 500 μm. 13 . The laminate according to claim 1 , wherein the device wafer has a structure having a height of 5 μm to 100 μm and the average thickness of the protective layer is more than the height of the structure. 14 . A kit for forming the laminate according to claim 1 , comprising a composition for forming a protective layer including a solvent and a resin, and a composition for forming a release layer, including a material containing a fluorine atom and/or a silicon atom and a solvent. 15 . The kit for forming the laminate according to claim 14 , wherein the thermoplastic resin includes at least one of a polycarbonate, a polystyrene resin, and a polystyrene-copolymerized resin. 16 . The kit for forming the laminate according to claim 14 , wherein the softening point of the resin is 200° C. or lower. 17 . The kit for forming the laminate according to claim 14 , wherein the material containing a fluorine atom and/or a silicon atom includes at least one of a bifunctional or higher functional radically polymerizable monomer or oligomer containing a fluorine atom, and an alkoxysilane compound containing a fluorine atom.

Assignees

Inventors

Classifications

  • used to protect an active side of a device or wafer · CPC title

  • used during dicing or grinding · CPC title

  • the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support · CPC title

  • Details of chemical or physical process used for separating the auxiliary support from a device or a wafer · CPC title

  • using temporarily an auxiliary support · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016167337A1 cover?
Provided are a temporary bonding layer laminate for producing a semiconductor device, which can reliably and easily provide a temporary support for the device wafer when the device wafer is subjected to a mechanical or chemical treatment and can easily provide a release from the temporary support for the device wafer while not damaging the device wafer even after undergoing a process at a high …
Who is the assignee on this patent?
Fujifilm Corp
What technology area does this patent fall under?
Primary CPC classification B32B7/06. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Thu Jun 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).