Printed circuit board and display device having the same

US2016157337A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016157337-A1
Application numberUS-201514685208-A
CountryUS
Kind codeA1
Filing dateApr 13, 2015
Priority dateDec 2, 2014
Publication dateJun 2, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A printed circuit board includes a ground layer including a ground pattern, a pattern layer disposed on the ground layer and including a plurality of signal patterns, and a shielding layer disposed on the pattern layer and overlapping the signal patterns.

First claim

Opening claim text (preview).

What is claimed is: 1 . A printed circuit board comprising: a ground layer comprising a ground pattern; a pattern layer disposed on the ground layer and comprising a plurality of signal patterns; and a shielding layer disposed on the pattern layer and overlapping the signal patterns. 2 . The printed circuit board of claim 1 , further comprising: a first insulating layer disposed between the ground layer and the pattern layer; and a second insulating layer disposed between the pattern layer and the shielding layer. 3 . The printed circuit board of claim 1 , wherein the pattern layer further comprises a signal ground pattern disposed to be insulated from the signal patterns. 4 . The printed circuit board of claim 1 , wherein the shielding layer comprises a protective ground pattern that overlaps with the signal patterns. 5 . The printed circuit board of claim 1 , further comprising a timing controller disposed on the pattern layer and electrically connected to the signal patterns. 6 . The printed circuit board of claim 5 , wherein the signal patterns comprise first signal patterns and second signal patterns, and the timing controller is electrically connected to the first and second signal patterns. 7 . The printed circuit board of claim 6 , wherein the timing controller outputs a plurality of image signals and a plurality of driving signals, which are used to display an image, through the first signal patterns. 8 . The printed circuit board of claim 6 , wherein the timing controller receives a plurality of control signals and a plurality of image data from the outside thereof through the second signal patterns. 9 . A display device comprising: a display panel displaying an image; a data driver electrically connected to the display panel and outputs a plurality of data voltages to display the image; and a printed circuit board generating a plurality of image signals corresponding to the data voltages and a plurality of driving signals, the printed circuit board comprising: a ground layer comprising a ground pattern; a pattern layer disposed on the ground layer and comprising a plurality of signal patterns; and a shielding layer disposed on the pattern layer and overlapping the signal patterns. 10 . The display device of claim 9 , wherein the data driver is electrically connected to the signal patterns disposed on the pattern layer. 11 . The display device of claim 9 , wherein the shielding layer comprises a protective ground pattern that overlaps with the signal patterns. 12 . The display device of claim 9 , wherein the printed circuit board further comprises a timing controller to generate the image signals and the driving signals, and the timing controller is disposed on the pattern layer. 13 . The display device of claim 12 , wherein the timing controller is electrically connected to the signal patterns and applies the image signals and the driving signals to the signal patterns. 14 . The display device of claim 13 , wherein the timing controller applies the image signals and the driving signals to the signal patterns based on a differential signal. 15 . The display device of claim 9 , wherein the pattern layer further comprises a signal protective pattern insulated from the signal patterns.

Assignees

Inventors

Classifications

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • H05K1/0224Primary

    Patterned shielding planes, ground planes or power planes (H05K1/0253 takes precedence) · CPC title

  • G09G5/00Primary

    Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators (image data processing or generation, in general G06T) · CPC title

  • Handling electromagnetic interferences [EMI], covering emitted as well as received electromagnetic radiation · CPC title

  • Display panel composed of stacked panels · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016157337A1 cover?
A printed circuit board includes a ground layer including a ground pattern, a pattern layer disposed on the ground layer and including a plurality of signal patterns, and a shielding layer disposed on the pattern layer and overlapping the signal patterns.
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 02 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).