Printed circuit board copper plane repair

US2016150647A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016150647-A1
Application numberUS-201615010480-A
CountryUS
Kind codeA1
Filing dateJan 29, 2016
Priority dateDec 31, 2013
Publication dateMay 26, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A device has a base with a mounting surface with a length and a stack, the stack having a diameter smaller than the length and fastened to the mounting surface. The stack may have a plurality of stack conductive layers in addition to a plurality of insulating layers that separate each of the plurality of stack conductive layers. The stack conductive layers may be separated in a manner that aligns them with corresponding printed circuit board conductive layers when the stack portion of the device is inserted into an aperture in a printed circuit board.

First claim

Opening claim text (preview).

What is claimed is: 1 . An assembly, comprising: a printed circuit board having: a back side, a first number of insulating layers, a second number of printed circuit board conductive layers, at least two conductive vias that penetrate into the printed circuit board, and a plurality of apertures, each substantially concentric with a respective one of the conductive vias and which partially penetrates the printed circuit board from the back side, wherein at least two of the plurality of apertures have an upper region having a first diameter and a lower region having a second diameter, the first diameter being smaller than the second diameter; and a device having: a base with a mounting surface with a length; and a plurality of stacks on the base, each stack with: one or more diameters, each diameter smaller than the length and fastened to the mounting surface, a plurality of stack conductive layers made substantially of copper, wherein at least one stack conductive layer in the plurality of stack conductive layers further comprises a stack conductive assembly having a top disk, a bottom disk, and an expansive element positioned between and attached to the top disk and the bottom disk, the expansive element being selected from a group consisting of a plurality of spheres, a plurality of cylinders, a plurality of flexible ribbons, and a plurality of fins, and a plurality of insulating layers separating each of the plurality of stack conductive layers in a manner configured to align the plurality of stack conductive layers with corresponding printed circuit board conductive layers in the printed circuit board when the stack is inserted into one of the apertures in the printed circuit board, wherein at least a first stack of the plurality of stacks includes: an upper stack region with a third diameter and a first edge; and a lower stack region with a fourth diameter larger than the third diameter of the upper stack region, a second edge, and an interfacial surface, the interfacial surface being located at a boundary position between one of the plurality of stack conductive layers and one of the plurality of insulating layers, the at least first stack having: a corner where the first edge meets the interfacial surface, and a shoulder where the second edge of the lower stack region meets the interfacial surface, wherein at least a second stack of the plurality of stacks includes: an upper stack region with a fifth diameter and a first edge; a lower stack region with a sixth diameter larger than the fifth diameter of the upper stack region, a second edge, and an interfacial surface, the at least second stack having: a corner where the first edge meets the interfacial surface, and a shoulder where the second edge of the lower stack region meets the interfacial surface, and a stepped layer having: an upper layer part with the fifth diameter and the first edge of the upper stack region, a lower layer part with the sixth diameter and the second edge of the lower stack region, and the interfacial surface, wherein the stepped layer is one of the plurality of stack conductive layers, the plurality of stacks on the device being positioned to concentrically penetrate respective ones of the at least two apertures in the printed circuit board, wherein at least one of the plurality of stack conductive layers of at least one of the stacks makes electrical contact with at least one printed circuit board conductive layer in the printed circuit board.

Assignees

Inventors

Classifications

  • Multilayer circuits · CPC title

  • H05K1/144Primary

    Stacked arrangements of planar printed circuit boards · CPC title

  • H05K1/115Primary

    Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title

  • by abutting or pinching; Mechanical auxiliary parts therefor · CPC title

  • Secondary treatment of printed circuits {(H05K3/1283 takes precedence; embedding circuits in grooves by pressure H05K3/107)} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016150647A1 cover?
A device has a base with a mounting surface with a length and a stack, the stack having a diameter smaller than the length and fastened to the mounting surface. The stack may have a plurality of stack conductive layers in addition to a plurality of insulating layers that separate each of the plurality of stack conductive layers. The stack conductive layers may be separated in a manner that alig…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H05K1/144. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu May 26 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).