Multi-threaded queuing system for pattern matching
US-9223618-B2 · Dec 29, 2015 · US
US2016147682A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016147682-A1 |
| Application number | US-201314899584-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jun 25, 2013 |
| Priority date | Jun 25, 2013 |
| Publication date | May 26, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A programmable controller according to an embodiment includes: a bus for data transmission and reception; a synchronous-control signal line that transmits a synchronous control signal; a synchronous-control-signal generating unit that is connected to the synchronous-control signal line and generates the synchronous control signal on a basis of an external signal; a data holding unit that is connected to the bus and the synchronous-control signal line and latches a signal from an external device in an internal memory in synchronization with the synchronous control signal; and a CPU unit that is connected to the bus and the synchronous-control signal line and reads a value in the internal memory via the bus in synchronization with the synchronous control signal.
Opening claim text (preview).
1 . A programmable controller comprising: a bus for data transmission and reception; a synchronous-control signal line that transmits a synchronous control signal; a synchronous-control-signal generating unit that is connected to the synchronous-control signal line and generates the synchronous control signal whose period changes such that a frequency is proportional to a speed of movement of a moving workpiece, on a basis of a variable pulse signal from an encoder measuring a position of the workpiece; a counter unit that is connected to the bus and the synchronous-control signal line and latches, in a first internal memory, a count value obtained by counting a pulse, number of which is proportional to an amount of movement of the workpiece, on a basis of the pulse signal from the encoder at a timing synchronized with the synchronous control signal; an analog input unit that is connected to the bus and the synchronous-control signal line and latches, in a second internal memory, an analog signal that is a measurement result of a sensor measuring a thickness of the moving workpiece at a timing synchronized with the synchronous control signal; and a CPU unit that is connected to the bus and the synchronous-control signal line and reads a value in the first and second internal memories via the bus in synchronization with the synchronous control signal. 2 . (canceled) 3 . The programmable controller according to claim 1 , wherein a signal with a constant period generated by the CPU unit is used as the synchronous control signal. 4 . The programmable controller according to claim 1 , wherein the counter unit and the analog input unit perform latching at a timing of a falling edge of the synchronous control signal and holds a same value for one period of the synchronous control signal.
using an embedded synchronisation · CPC title
with centralised access control · CPC title
using digital processors (G05B19/05 takes precedence) · CPC title
Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.